## O. Osborne/McGraw-Hill



## Lance A. Leventhal Winthrop Saville

## $280^{\circ}$

Assembly Language

## Subroutines

# Z80 <br> Assembly Language Subroutines 

Lance A. Leventhal<br>Winthrop Saville

Osborne/McGraw-Hill
Berkeley, California

## Disclaimer of Warranties and Limitation of Liabilities

The authors have taken due care in preparing this book and the programs in it, including research, development, and testing to ascertain their effectiveness. The authors and the publisher make no expressed or implied warranty of any kind with regard to these programs or the supplementary documentation in this book. In no event shall the authors or the publisher be liable for incidental or consequential damages in connection with or arising out of the furnishing, performance, or use of any of these programs.

Z80 is a registered trademark of Zilog, Inc.
ZID and ZSID are trademarks of Digital Research Corp.
ED is a product of Digital Research Corp.
IBM is a registered trademark of IBM.
Teletype is a registered trademark of Teletype Corp.

Published by
Osborne/McGraw-Hill
2600 Tenth Street
Berkeley, California 94710
U.S.A.

For information on translations and book distributors outside of the U.S.A., please write to Osborne/ McGraw-Hill at the above address.

## Z80 ${ }^{\circledR}$ ASSEMBLY LANGUAGE SUBROUTINES

Copyright © 1983 by McGraw-Hill, Inc. All rights reserved. Printed in the United States of America. Except as permitted under the Copyright Act of 1976, no part of this publication may be reproduced or distributed in any form or by any means, or stored in a data base or retrieval system, without the prior written permission of the publisher, with the exception that the program listings may be entered, stored, and executed in a computer system, but they may not be reproduced for publication.
234567890 DODO 8987654
ISBN 0-931988-91-8
Cover by Jean Lake
Text design by Paul Butzler

## Contents

Preface ..... vii
1 General Programming Methods ..... 1
2 Implementing Additional Instructions and Addressing Modes ..... 71
3 Common Programming Errors ..... 139
Introduction to the Program Section ..... 161
4 Code Conversion ..... 167
5 Array Manipulation and Indexing ..... 195
6 Arithmetic ..... 217
7 Bit Manipulation and Shifts ..... 267
8 String Manipulation ..... 288
9 Array Operations ..... 319
10 Input/Output ..... 356
11 Interrupts ..... 394
A Z80 Instruction Set Summary ..... 433
B Programming Reference for the Z80 PIO Device ..... 457
C ASCII Character Set ..... 463
Glossary ..... 465
Index ..... 489

## Preface

This book is intended to serve as a source and a reference for the assembly language programmer. It contains an overview of assembly language programming for a particular microprocessor and a collection of useful subroutines. In the subroutines, a standard format, documentation package, and parameter passing techniques were used. The rules of the most popular assemblers have been followed, and the purpose, procedure, parameters, results, execution time, and memory usage of each routine have been described.

The overview sections summarize assembly language programming for those who do not have the time or need for a complete textbook; the Assembly Language Programming series provides more extensive discussions. Chapter 1 introduces assembly language programming for the particular processor and summarizes the major features that make this processor different from other microprocessors and minicomputers. Chapter 2 shows how to implement instructions and addressing modes that are not explicitly available. Chapter 3 describes common programming errors.

The collection of subroutines emphasizes common tasks that occur in many applications. These tasks include code conversion, array manipulation, arithmetic, bit manipulation, shifting functions, string manipulation, sorting, and searching. We have also provided examples of $\mathrm{I} / \mathrm{O}$ routines, interrupt service routines, and initialization routines for common family chips such as parallel interfaces, serial interfaces, and timers. You should be able to use these programs as subroutines in actual applications and as starting points for more complex programs.

This book is intended for the person who wants to use assembly language immediately, rather than just learn about it. The reader could be

- An engineer, technician, or programmer who must write assembly language programs for a design project.
- A microcomputer user who wants to write an I/O driver, a diagnostic program, a utility, or a systems program in assembly language.
- An experienced assembly language programmer who needs a quick review of techniques for a particular microprocessor.
- A systems designer who needs a specific routine or technique for immediate use.
- A high-level language programmer who must debug or optimize programs at the assembly level or must link a program written in a high-level language to one written in assembly language.
- A maintenance programmer who must understand quickly how specific assembly language programs work.
- A microcomputer owner who wants to understand the operating system for a particular computer or who wants to modify standard I/O routines or systems programs.
- A student, hobbyist, or teacher who wants to see examples of working assembly language programs.

This book can also serve as a supplement for students of the Assembly Language Programming series.

This book should save the reader time and effort. The reader should not have to write, debug, test, or optimize standard routines or search through a textbook for particular examples. The reader should instead be able to obtain easily the specific information, technique, or routine that he or she needs. This book has been organized and indexed for rapid use and reference.

Obviously, a book with such an aim demands feedback from its readers. Although all the programs have been thoroughly tested and carefully documented, please inform the publisher if you find any errors. If you have suggestions for better methods or for additional topics, routines, programming hints, or index entries, please tell us about them. We have used our programming experience to develop this book, but your help is needed to improve it. We would greatly appreciate your comments, criticisms, and suggestions.

## NOMENCLATURE

We have used the following nomenclature in this book to describe the architecture of the Z80 processor, to specify operands, and to represent general values of numbers and addresses.

## 280 Architecture

## Byte-length registers include

| A (accumulator) | R (refresh) |
| :--- | :--- |
| B | $\mathrm{A}^{\prime}$ |
| C | $\mathrm{B}^{\prime}$ |
| D | $\mathrm{C}^{\prime}$ |
| E | $\mathrm{D}^{\prime}$ |
| H | $\mathrm{E}^{\prime}$ |
| L | $\mathrm{H}^{\prime}$ |
| F (flags) | $\mathrm{L}^{\prime}$ |
| I (interrupt vector) | $\mathrm{F}^{\prime}$ |

Of these, the primary user registers are the first seven: A, B, C, D, E, H, and L. The I (interrupt vector) register contains the more significant byte (page number) of interrupt service addresses in Interrupt Mode 2. The R (refresh) register contains a memory refresh counter. The $F$ (flag) register consists of a set of bits with independent functions and meanings, organized as shown in the following diagram:


Register pairs and word-length registers include
AF (Accumulator and flags, accumulator most significant)
$\mathrm{AF}^{\prime} \quad$ (Registers $\mathrm{A}^{\prime}$ and $\mathrm{F}^{\prime}$, $\mathrm{A}^{\prime}$ most significant)
BC (Registers B and C, B most significant)
$\mathrm{BC}^{\prime} \quad$ (Registers $\mathrm{B}^{\prime}$ and $\mathrm{C}^{\prime}, \mathrm{B}^{\prime}$ most significant)
DE (Registers D and E, D most significant)
$\mathrm{DE}^{\prime} \quad$ (Registers $\mathrm{D}^{\prime}$ and $\mathrm{E}^{\prime}, \mathrm{D}^{\prime}$ most significant)
HL (Registers H and L, H most significant)
$\mathrm{HL}^{\prime} \quad$ (Registers $\mathrm{H}^{\prime}$ and $\mathrm{L}^{\prime}$, $\mathrm{H}^{\prime}$ most significant)
IX (Index register X or IX)
IY (Index register Y or IY)
PC (Program counter)
SP (Stack pointer)

## Flags include

Add/Subtract (N)
Carry (C)
Auxiliary Carry ( $\mathrm{A}_{\mathrm{C}}$ )

## X 280 ASSEMBLY LANGUAGE SUBROUTINES

Parity/Overflow (P/O or P/V)
Sign (S)
Zero (Z)
These flags are arranged in the F register as shown previously.

## Miscellaneous facilities include

Interrupt Flip-flop 1 (IFF1)
Interrupt Flip-flop 2 (IFF2)

## Z80 Assembler

## Delimiters include

| $:$ | After a label, except for EQU, DEFL, and MACRO, which require a space |
| :--- | :--- |
| space | After an operation code |
| $\vdots$ | Between operands in the operand (address) field |
| $()$, | Before a comment |
| Around memory references |  |

All operands are treated as data unless they are enclosed in parentheses.

## Pseudo-Operations include

DB or DEFB
DEFL
DEFM
DS or DEFS
DW or DEFW
END
EQU
ORG

Define byte; place byte-length data in memory.
Define label (may be redefined later).
Define string; place ASCII data in memory.
Define storage; allocate bytes of memory.
Define word; place word-length data in memory.
End of program.
Equate; define the attached label.
Set origin; place subsequent object code starting at the specified address.

## Designations include

## Number systems:

| B (suffix) | Binary |
| :--- | :--- |
| D (suffix) | Decimal |
| H (suffix) | Hexadecimal |
| Q (suffix) | Octal |

The default mode is decimal; hexadecimal numbers must start with a digit (you must add a leading zero if the number starts with a letter).

Others:

[^0]
## General Nomenclature

| ADDR | A 16-bit address in data memory |
| :--- | :--- |
| ADDR1 | A 16-bit address in data memory |
| ADDR2 | A 16-bit address in data memory |
| BASE | A constant 16-bit address in data memory |
| BICON | An 8-bit data item in binary format |
| CONST | A constant 8-bit data item |
| DEST | A 16-bit address in program memory, the |
|  | destination for a jump instruction |
| HIGH | A 16-bit data item |
| INDIR | A 16-bit address in data memory, the start- |
|  | ing address for an indirect address. The |
|  | indirect address is stored in memory |
|  | Alocations INDIR and INDIR+1. |
| LOW | A 16-bit data item |
| MASK | An 8-bit number used for masking |
| n | A bit position in a byte; possible values are |
|  | A through 7 |
| NPARAM | A 16-bit data item |
| NEXT | A 16-bit address in program memory |
| NRESLT | A 16-bit data item |
| NTIMES | An 8-bit data item |
| NTIML | An 8-bit data item |
| NTIMM | An 8-bit data item |
| NUM | A 16-bit data item |
| NUM1 | A 16-bit address in data memory |
| NUM2 | A 16-bit address in data memory |
| OFF | An 8-bit fixed offset |
| OFFSET | An 8-bit fixed offset |
| oper | An 8-bit data item, a register, (HL), or an |
|  | An |
| OPER | An index register, either IX or IY |
| OPER1 | A |

## Chapter 1 General Programming Methods

Some general methods for writing assembly language programs for the $\mathbf{Z 8 0}$ microprocessor are presented in this chapter. In addition, techniques for performing the following operations are explained:

- Loading and saving registers
- Storing data in memory
- Arithmetic and logical functions
- Bit manipulation and testing
- Testing for specific values
- Numerical comparisons
- Looping (repeating sequences of operations)
- Array processing and manipulation
- Table lookup
- Character code manipulation
- Code conversion
- Multiple-precision arithmetic
- Multiplication and division
- List processing
- Processing of data structures.

Also included in this chapter are special sections that describe passing parameters to subroutines, general methods for writing I/O drivers and interrupt service routines, and ways of making programs run faster or use less memory.

The operations described are required in such applications as instrumentation, test equipment, computer peripherals, communications equipment, industrial control, process control, business equipment, aerospace and military systems, and consumer products. Microcomputer users will employ these operations in writing I/O drivers, utility programs, diagnostics, and systems software, and in understanding, debugging, and improving programs written in high-level languages. This chapter provides a brief

## 2

guide to Z80 assembly language programming for those who have an immediate application in mind.

## SUMMARY FOR EXPERIENCED PROGRAMMERS

For those who are familiar with assembly language programming on other computers, we provide here a brief review of the peculiarities of the Z80. Being aware of these unusual features can save a lot of time and trouble.

1. Arithmetic and logical operations are allowed only between the accumulator and a byte of immediate data, the contents of a general-purpose register, the contents of the address in register pair HL, or the contents of an indexed address. Arithmetic and logical instructions do not allow direct addressing.

For example, the alternatives for the OR instruction are OR CONST, where CONST is a fixed data byte; OR reg, where reg is an 8-bit general-purpose register; OR (HL); and OR (xy+OFF). The third alternative logically ORs the accumulator with the data byte located at the address in HL. The fourth alternative logically ORs the accumulator with the data byte located at an indexed address; the processor determines the address by adding the 8 -bit offset OFF to a 16 -bit index register.
2. The accumulator and register pair HL are special. The accumulator is the only byte-length register that can be loaded or stored directly. The accumulator is also the only register that can be complemented, negated, shifted with a single-byte instruction, loaded indirectly from the addresses in register pairs BC or DE , stored indirectly at the addresses in register pairs BC or DE, or used in IN and OUT instructions with direct addressing.

HL is the only register pair that can serve as an indirect address in arithmetic or logical instructions or in loading or storing registers other than the accumulator. HL is also the only register pair that can be transferred to the program counter or stack pointer. Furthermore, HL serves as a double-length accumulator in 16-bit addition and subtraction. Register pair DE is also special because the instruction EX DE,HL can exchange it with HL. Thus, the Z80's registers are highly asymmetric, and the programmer must carefully choose which data and addresses go in which registers.
3. There are often several names for the same physical register. The registers A, B, $C, D, E, H$, and $L$ are all available as 8 -bit registers. The register pairs BC (B more significant), DE (D more significant), and HL (H more significant) are also available as 16 -bit register pairs in many instructions. The terms "register pair B," "registers B and C," and "register pair BC" all have the same meaning, and there are similar variations for registers $D$ and $E$ and $H$ and $L$. Note that the register pair and the two single registers are physically identical and cannot be used for different purposes at the same time.

In fact, H and L are almost always used to hold an indirect address because of the availability of instructions that access the data at that address as well as special instructions like LD SP,HL; JP (HL); EX (SP),HL; and EX DE,HL. Register pair DE is used for a second address when one is needed because of the EX DE,HL instruction. Registers B and C are generally used as separate 8 -bit registers for temporary data storage and counters.
4. The effects of instructions on flags are extremely inconsistent. Some particularly unusual effects are (a) logical instructions clear the Carry, (b) one-byte accumulator rotate instructions affect no flags other than the Carry, (c) load, store, transfer, increment register pair or index register, and decrement register pair or index register instructions affect no flags at all, and (d) 16-bit addition (ADD HL or ADD xy) affects only the Carry flag. Table A-1 in Appendix A can be used as an aid in determining how an instruction affects the flags.
5. There is no indirect addressing through memory locations. The lack of indirect addressing is overcome by loading the indirect address into register pair HL. Thus, indirect addressing is a two-step process. The indirect address can also be loaded into registers pair BC or DE , but it can then only be used to load or store the accumulator.
6. The Z80's indexing allows only an 8 -bit fixed offset in the instruction. Its main purpose is to implement postindexing and to allow offsets in data structures. A more general form of indexed addressing requires an explicit 16-bit addition of register pairs using HL as a 16-bit accumulator. Thus, indexing usually requires several steps: The index must be loaded into one register pair, the base address must be loaded into another register pair (one pair must be HL), the two must be added explicitly (using ADD HL,rp), and the sum must be used as an indirect address (by referring to (HL)). Generalized indexing on the Z 80 is a long, awkward process.
7. There is a combined Parity/Overflow indicator. This flag indicates even parity after all instructions that affect it except addition and subtraction. Then it indicates the occurrence of two's complement overflow.
8. Many common instructions are missing but can easily be simulated with register operations. Some examples are clearing the accumulator (use SUB A or XOR A), clearing the Carry flag (use AND A or OR A), and logically shifting the accumulator left (use ADD A,A). Either AND A or OR A clears the Carry flag and sets the other flags according to the contents of the accumulator. But remember, loading a register does not affect any flags.
9. There are both relative and absolute branches (using the operation codes JR and JP, respectively). Both addressing methods are allowed for unconditional branches. The sets of conditional branches differ; relative branches exist only for the Carry and Zero flags, whereas absolute branches exist for the Carry, Sign, Parity/Overflow, and Zero flags. What is interesting here is that the relative branches occupy less memory
than the corresponding absolute branches ( 2 bytes rather than 3 ) but execute more slowly if the branch is taken ( 12 cycles rather than 10 ).
10. Increment and decrement instructions behave differently, depending on whether they are applied to 8 -bit or 16 -bit operands. Decrementing or incrementing an 8 -bit register affects all flags except the Carry. Decrementing or incrementing a 16 -bit register pair or index register does not affect any flags at all. A 16-bit register pair can be used as a counter, but the only way to test the pair for zero is to logically OR the two bytes together in the accumulator. The 16-bit instructions are intended primarily for address calculations, not for data manipulation.
11. Instructions that are additions to the original 8080 instruction set occupy more memory and execute more slowly than other instructions with similar functions and addressing modes. Among them are bit manipulation, arithmetic shift, logical shift, shifts of registers other than the accumulator, and some loads. These instructions execute more slowly because they require a prefix byte that tells the processor the instruction is not an original 8080 instruction and the next byte is the real operation code. Weller makes it easier to recognize the secondary instructions by using mnemonics derived from the 8080 instruction set. ${ }^{1}$
12. Certain registers and facilities are clearly secondary in importance. The programmer should employ them only when the primary registers and facilities are already in use or too inconvenient to use. The secondary facilities, like the secondary instructions, represent additions to the underlying 8080 microprocessor. The most important additions are index registers IX and IY; many instructions use these registers, but they take more memory and much more time than instructions that use the other register pairs. Another addition is the primed register set. Only two instructions (EX 'AF, AF' and EXX) allow access to the primed set, and for this reason programmers generally reserve it for functions such as fast interrupt response.
13. Operations that can be done directly to a general-purpose register are shift it, transfer it to or from another register, load it with a constant, increment it by 1 , or decrement it by 1 . These operations can also be performed indirectly on the memory address in HL or on a memory location addressed via indexing.
14. Only register pairs or index registers can be moved to or from the stack. One pair is AF, which consists of the accumulator (more significant byte) and the flags (less significant byte). The CALL and RET instructions transfer addresses to or from the stack; there are conditional calls and returns but they are seldom used.
15. The Z 80 has a readable interrupt enable flag. One can determine its value by executing LD A,I or LD A,R. Either instruction moves the Interrupt flip-flop to the Parity/ Overflow flag. That flag then reflects the state of the interrupt system at a particular time, and thus can be used to restore the state after the processor executes code that must run with interrupts disabled.
16. The Z 80 uses the following common conventions:

- The 16 -bit addresses are stored with the less significant byte first (that is, at the lower address). The order of the bytes in an address is the same as in the 8080,8085 , and 6502 microprocessors, but the opposite of that used in the 6800 and 6809.
- The stack pointer contains the lowest address actually occupied by the stack. This convention is also used in the 8080,8085 , and 6809 microprocessors, but the obvious alternative (next available address) is used in the 6502 and 6800 . Z80 instructions store data in the stack using predecrementing (they subtract 1 from the stack pointer before storing a byte) and load data from the stack using postincrementing (they add 1 to the stack pointer after loading a byte).
- The interrupt (enable) flag is 1 to allow interrupts and 0 to disallow them. This convention is the same as in the 8080 and 8085 , but the opposite of that used in the 6502,6800 , and 6809.


## REGISTER SET

Z80 assembly language programming is complicated by the asymmetry of the processor's instruction set. Many instructions apply only to particular registers, register pairs, or sets of registers. Almost every register has its own unique features, and almost every instruction has its own peculiarities. Table 1-1 lists the 8-bit registers and the instructions that use them. Table 1-2 lists the 16 -bit registers and the instructions that use them (of course, all instructions change the program counter implicitly). Table 1-3 lists the indirect addresses contained in on-board register pairs and the instructions that use them. Table 1-4 lists the instructions that apply only to the accumulator, and Table 1-5 lists the instructions that apply only to particular 16-bit registers. Table 1-6 lists the instructions that apply to the stack.

The general uses of the registers are as follows:

- The accumulator, the center of data processing, is the source of one operand and destination of the result for most arithmetic, logical, and other processing operations.
- Register pair HL is the primary memory address register. Instructions can often refer to the data at the address in HL, that is, (HL).
- Register pair DE is the secondary memory address register because the programmer can exchange its contents with HL using EX DE, HL.
- Registers B and C (register pair BC ) are general-purpose registers used mainly for counters and temporary data storage. Register B is often used as a loop counter because of its special usage in the DJNZ instruction.
- Index registers IX and IY are used when the programmer is referring to memory addresses by means of fixed offsets from a variable base. These registers also serve as backups to HL when that register pair is occupied.

Table 1-1. Eight-Bit Registers and Applicable Instructions

| 8-Bit Register | Instructions |
| :--- | :--- |
| A only | CPL, DAA; IN A,(port); LD (ADDR), LD (BC or DE), NEG; |
|  | OUT (port),A; RLA, RLCA, RLD, RRA, RRCA, RRD. |
| A,B,C,D,E,H,L | ADC A; ADD A; AND, CP, DEC; IN reg,(C); INC, LD, OR; |
|  | OUT (C),reg; RL, RLC, RR, RRC, SBC A; SLA, SRA, |
| B only | SRL, SUB, XOR |
| C only | DJNZ, IND, INDR, INI, INIR, OTDR, OTIR, OUTD, OUTI |
|  | IN reg,(C); OUT (C),reg; IND, INDR, INI, INIR, OTDR, |
| F (flags) | OTIR, OUTD, OUTI |
| I (interrupt vector) | CCF, SCF (see also AF register pair) |
| R (refresh) | LD I,A; LD A,I |
|  | LD R,A; LD A,R |

Table 1-2. Sixteen-Bit Registers and Applicable Instructions

| 16-Bit Register | Instructions |
| :---: | :---: |
| AF | POP; PUSH; EX AF,AF' |
| $\mathrm{AF}^{\prime}$ | EX AF,AF' |
| BC | ADC HL, ADD xy, ADD HL, CPD, CPDR, CPI, CPIR, DEC, EXX, INC, LD, LDD, LDDR, LDI, LDIR, POP, PUSH, SBC HL |
| $\mathrm{BC}^{\prime}$ | EXX |
| DE | ADC HL, ADD xy, ADD HL, DEC; EX DE,HL; EXX, INC, LD, LDD, LDDR, LDI, LDIR, POP, PUSH, SBC HL |
| DE ${ }^{\prime}$ | EXX |
| HL | ADC HL, ADD HL, CPD, CPDR, CPI, CPIR, DEC; EX DE,HL; EX (SP), HL; EXX, INC, IND, INDR, INI, INIR, LD, LDD, LDDR, LDI, LDIR, OTDR, OTIR, OUTD, OUTI, POP, PUSH, SBC HL |
| $\mathrm{HL}^{\prime}$ | ExX |
| IX | ADD IX, LD, POP, PUSH; EX (SP),IX |
| IY | ADD IY, LD, POP, PUSH; EX (SP),IY |
| Program Counter | CALL instructions, JP, JR, RETURN instructions, RETI, RETN, RST |
| Stack Pointer | CALL instructions, ADD HL, DEC, INC, LD, POP, PUSH, RETURN instructions, RST |

Table 1-3. Indirect Addresses and Applicable Instructions

| Location of Address | Instructions |
| :---: | :---: |
| Register pair BC <br> Register pair DE <br> Register pair HL* <br> Stack Pointer <br> Index register X or Y | ```LD A,(BC); LD (BC),A LD A,(DE); LD (DE),A ADC A; ADD A; AND, CP, DEC, INC, JP, LD, OR, SBC A; SUB, XOR CALL instructions, POP, PUSH, RETURN instructions, RST JP``` |
| * Index register X or Y can also be used as an indirect address for the same instructions as HL by specifying indexed addressing with a fixed offset of zero. |  |

Table 1-4. Instructions That Apply Only to the Accumulator

| Instruction | Function |
| :--- | :--- |
| ADC A | Add with carry |
| ADD A | Add |
| AND | Logical AND immediate |
| CPL | One's complement |
| CP | Compare |
| DAA | Decimal adjust (decimal correction) |
| IN A,(port) | Input direct |
| LD A,(ADDR) | Load direct |
| LD A,(rp) | Load indirect |
| NEG | Two's complement (negate) |
| OR | Logical OR |
| OUT (port),A | Output direct |
| RLA | Rotate accumulator left through carry |
| RLCA | Rotate accumulator left |
| RRA | Rotate accumulator right through carry |
| RRCA | Rotate accumulator right |
| SBC A | Subtract with borrow |
| SUB | Subtract |
| XOR | Logical EXCLUSIVE OR |

Table 1-5. Instructions That Apply Only to One or Two 16-Bit Registers

| Instruction | 16-Bit Registers | Function |
| :--- | :--- | :--- |
| EX AF,AF' | AF,AF' | Exchange program status with alternate <br> program status <br> Exchange HL with DE |
| EX DE,HL | DE,HL | Exchange HL with top of stack <br> EX (SP),HL <br> EX (SP),xy$\quad$ HL |
| LD SP,HL | IX or IY | Exchange index register with top of stack |
| LD SP,xy | IX or IY,SP | Load stack pointer from HL <br> Load stack pointer from index register |

Table 1-6. Instructions That Use the Stack

| Instruction | Function |
| :--- | :--- |
| Call instructions | Jump and save program counter in stack (including <br> conditionals) <br> EX (SP), HL <br> EX (SP), xy <br> POP <br> PUSH <br> RETURN instructions |
| RST | Exchange index register with top of stack <br> Load register pair from stack |
| Load program counter from stack (including |  |
| conditionals) |  |

We may describe the special features of particular registers as follows:

- Accumulator. Only single register that can be loaded or stored directly. Only 8-bit register that can be shifted with a one-byte instruction. Only register that can be complemented, decimal adjusted, or negated with a single instruction. Only register that can be loaded or stored using the addresses in register pairs BC or DE. Only register that can be stored in an output port or loaded from an input port using direct addressing. Source and destination for all 8-bit arithmetic and logical instructions except DEC and INC. Only register that can be transferred to or from the interrupt vector (I) or refresh (R) register.
- Register pair HL. Only register pair that can be used indirectly in the instructions ADC, ADD, AND, CMP, DEC, INC, OR, SBC, SUB, and XOR. Source and destination for the instructions ADC HL, ADD HL, and SBC HL. Only register pair
that can be exchanged with register pair DE or with the top of the stack. Only register pair that can have its contents moved to the stack pointer (LD SP,HL) or the program counter (JP (HL)). Only register pair that can be shifted with a single instruction (ADD HL,HL). Automatically used as a source address register in block move, block compare, and block output instructions. Automatically used as a destination address register in block input instructions.
- Register pair DE. Only register pair that can exchanged with HL (EX DE,HL). Automatically used as a destination address register in block move instructions.
- Register pair BC. Automatically used as a counter in block move and block compare instructions.
- Register B. Automatically used as a counter in the DJNZ instruction and in block input and output instructions.
- Register C. Only register that can be used as an indirect port address for input and output. Automatically used as a port address in block input and output instructions.
- Index registers IX and IY. Only address registers that allow an indexed offset. Used as source and destination in ADD xy instruction. Can be exchanged with the top of the stack, moved to the stack pointer or program counter, or shifted with ADD xy,xy.
- Stack pointer. Automatically postincremented by instructions that load data from the stack and predecremented by instructions that store data in the stack. Only address register that can be used to transfer other register pairs to or from memory (PUSH and POP) or to transfer the program counter to or from memory (CALL instructions and RETURN instructions).

Note the following:

- The A register is the only 8-bit register that can be loaded from memory or stored in memory using direct addressing.
- Only the address in register pair HL or an address obtained via indexing can be used in operations other than loading and storing the accumulator. That is, only the data at the address in HL or at an indexed address can be moved to or from a user register, decremented, incremented, or used in arithmetic and logical operations.
- Only DEC reg and INC reg perform 8-bit arithmetic operations without involving the accumulator (of course, DEC and INC may be applied to the accumulator).
- Only index registers IX and IY allow an offset from a base address. The data at the indexed address can be used like the data at the address in HL.
- The index registers IX and IY make useful backups to HL because of the availability of the 16-bit instructions ADD xy; EX (SP), xy; JP (xy); and LD SP,xy.


## 10 Z80 ASSEMBLY LANGUAGE SUBROUTINES

## Register Transfers

The LD instruction can transfer any 8-bit general-purpose register (A, B, C, D, E, H, or L ) to any other 8 -bit general-purpose register. The flag (F) register can only be transferred to or from the stack along with the accumulator (PUSH AF and POP AF). Register pairs DE and HL can be exchanged using EX DE,HL.

The common transfer instructions are

- LD A,reg transfers the contents of reg to the accumulator
- LD reg,A transfers the contents of the accumulator to reg
- LD reg,(HL) loads reg with the contents of the memory address in register pair HL
- LD (HL), reg stores reg at the memory address in register pair HL
- EX DE,HL exchanges register pair DE with HL.

The destination always comes first in the operand field of LD. That is, LD regl, reg2 transfers the contents of reg2 to regl, the opposite of the convention proposed in IEEE Standard 694 for assembly language instructions. ${ }^{2}$ The LD changes the destination, but leaves the source as it was. Note that EX DE,HL changes all four registers (D, E, H , and L ); it is thus equivalent to four LDs plus some intermediate steps that save one byte of data while transferring another.

## LOADING REGISTERS FROM MEMORY

The Z80 microprocessor has five addressing modes that can be used to load registers from memory. These addressing modes are: Direct (from a specific memory address), Immediate (with a specific value), Indirect (from an address stored in a register pair), Indexed (from an address obtained by adding a fixed offset to an index register), and Stack (from the top of the stack). ${ }^{3}$

## Direct Loading of Registers

The accumulator, a primary register pair (BC, DE, or HL), the stack pointer, or an index register can be loaded from memory using direct addressing.

## Examples

1. LD A,(2050H)

This instruction loads the accumulator (register A) from memory location $2050{ }_{16}$.

## 2. LD HL, (0A000H)

This instruction loads register L from memory location $\mathrm{A} 000^{16}$ and register H from memory location. A $001_{16}$ Note the standard Z80 practice of storing 16-bit numbers with the less significant byte at the lower address, followed by the more significant byte.

## 3. LD SP,(9A12H)

This instruction loads the stack pointer from memory locations 9A12 ${ }_{16}$ (less significant byte) and 9A13 16 (more significant byte).

## Immediate Loading of Registers

Immediate addressing can be used to load any register, register pair, or index register with a specific value. The register pairs include the stack pointer.

## Examples

1. LD C,6

This instruction loads register $C$ with the number 6 . The 6 is an 8 -bit data item, not a 16-bit address. Do not confuse the number 6 with the address $0006_{16}$.

## 2. LD DE, 15E3H

This instruction loads register D with $15_{16}$ and register E with $\mathrm{E} 3_{16}$.

## 3. LD IY,0B7EEH

This instruction loads index register IY with $\mathrm{B}_{\mathrm{FEE}}^{16}$.

## Indirect Loading of Registers

The instruction LD reg,(HL) can load any register from the address in register pair HL. The instruction LD A,(rp) can load the accumulator using the address in a register pair (BC, DE, or HL). Note that there is no instruction that loads a register pair indirectly.

## Examples

## 1. LD D,(HL)

This instruction loads register D from the memory address in register pair HL. The assembly language instruction takes the form "LD destination register, source register"; the order of the operands is the opposite of that proposed for IEEE Standard $694 .{ }^{4}$

## 2. LD A,(BC)

This instruction loads the accumulator from the memory address in register pair BC. Note that you cannot load any register except A using BC or DE indirectly.

## Indexed Loading of Registers

The instruction LD A,(xy + OFFSET) loads the accumulator from the indexed address obtained by adding the 8-bit number OFFSET to the contents of an index register. Note that OFFSET is a fixed 8 -bit number (its value is part of the program), while the index register contains a 16 -bit address that can be changed. ${ }^{5}$ If OFFSET $=0$, indexing is equivalent to indirection, but it is slower since the processor still must perform the address addition.

## Stack Loading of Registers

The instruction POP rp or POP xy loads a register pair or an index register from the top of the stack and adjusts the stack pointer appropriately. One register pair for POP rp is AF, which consists of the accumulator (more significant byte) and the flags (less significant byte). No instructions load 8-bit registers from the stack or use the stack pointer indirectly without changing it (although EX (SP),HL and EX (SP), xy have no net effect on the stack pointer since they transfer data both to and from the stack).

## Examples

## 1. POP DE

This instruction loads register pair DE from the top of the stack and increments the stack pointer by 2 . Register E is loaded first.

## 2. POP IY

This instruction loads index register IY from the top of the stack and increments the stack pointer by 2 . The less significant byte of IY is loaded first.

The stack has the following special features:

- The stack pointer contains the address of the most recently occupied location. The stack can be anywhere in memory.
- Data is stored in the stack using predecrementing-the instructions decrement the stack pointer by 1 before storing each byte. Data is loaded from the stack using postincrementing-the instructions increment the stack pointer by 1 after loading each byte.
- As is typical with microprocessors, there are no overflow or underflow indicators.


## STORING REGISTERS IN MEMORY

The Z80 has four addressing modes that can be used to store registers in memory. These modes are: Direct (at a specific memory address), Indirect (at an address stored in a register pair), Indexed (at an address calculated by adding an 8-bit offset to the contents of an index register), and Stack (at the top of the stack).

## Direct Storage of Registers

Direct addressing can be used to store the accumulator, a register pair (BC, DE, or HL ), the stack pointer, or an index register.

## Examples

1. $\mathrm{LD}(35 \mathrm{C} 8 \mathrm{H}), \mathrm{A}$

This instruction stores the accumulator in memory location $35 \mathrm{C} 8_{16}$.
2. $\mathrm{LD}(203 \mathrm{AH}), \mathrm{HL}$

This instruction stores register L in memory location $203 \mathrm{~A}_{16}$ and register H in memory location $203 \mathrm{~B}_{16}$.
3. LD (0A57BH),SP

This instruction stores the stack pointer in memory locations $\mathrm{A} 57 \mathrm{~B}_{16}$ (less significant byte) and $\mathrm{A}_{5} \mathrm{C}_{16}$ (more significant byte).

## Indirect Storage of Registers

The instruction LD (HL), reg can store any register at the address in register pair HL. The instruction LD (rp), A can store the accumulator at the address in a register pair (BC, DE, or HL). Note that there is no instruction that stores a register pair indirectly.

## Examples

## 1. LD (HL), C

This instruction stores register C at the address in register pair HL. The form is "move to address in HL from C."

## 2. LD (DE), A

This instruction stores the accumulator at the memory address in register pair DE. Note that you cannot store any register except A using BC or DE indirectly.

## Indexed Storage of Registers

The instruction LD (xy+OFFSET),A stores the accumulator at the indexed address obtained by adding the 8 -bit number OFFSET to the contents of an index register. If OFFSET $=0$, the indexed address is simply the contents of the index register, and indexing is reduced to a slow version of indirect addressing.

## Stack Storage of Registers

The instruction PUSH rp or PUSH xy stores a register pair or an index register at the top of the stack and adjusts the stack pointer appropriately. One register pair is AF, consisting of the accumulator (more significant byte) and the flags (less significant byte). There is no instruction that stores an 8-bit register in the stack.

## Examples

1. PUSH BC

This instruction stores register pair BC at the top of the stack and decrements the stack pointer by 2 . Note that $B$ is stored first, so $C$ ends up at the top of the stack.

## 2. PUSH IX

This instruction stores index register IX at the top of the stack and decrements the stack pointer by 2 . Note that the less significant byte of IX is stored last, and thus it ends up at the top of the stack.

## OTHER LOADING AND STORING OPERATIONS

Other loading and storing operations require more than one instruction. Some typical examples are

1. Direct loading of a register other than A .

| LI | $A,(A D D R)$ |
| :--- | :--- |
| LD | reg, $A$ |

An alternative is

| LD | HL, ALIDR |
| :--- | :--- |
| LD | reg, (HL) |

The second approach leaves A unchanged, but makes HL an indirect addressing pair. Of course, the address in HL would then be available for later use.
2. Indirect loading of a register (from the address in memory locations INDIR and INDIR +1 ).

```
LD HL,(INDIR) ;GET INDIRECT ADLRESS
LD reg,(HL) ; LGAD DATA INDIRECTLY
```

3. Direct storage of a register other than A .
LD A,reg
LD (ADDR), A

An alternative is

| LD | HL, ADDR |
| :---: | :---: |
| LD | (HL), reg |

4. Indirect storage of a register (at the address in memory locations INDIR and INDIR +1 ).

| LD | HL, (INDIR) |
| :--- | :--- |
| LD | (HL), reg |

## STORING VALUES IN RAM

The usual ways to initialize RAM locations are (1) through the accumulator, (2) using register pair HL directly or indirectly, and (3) using an index register with a fixed offset.

## Examples

1. Store an 8-bit item (VALUE) in address ADDR.

| LD | A, VALUE |
| :---: | :---: |
| LD | (ADDR), $A$ |

or

| LD | HL, ADDR |
| :--- | :--- |
| LD | (HL), VALIIE |

If VALUE $=0$, we could use SUB A or XOR A instead of LD A, 0 . Note, however, that SUB A or XOR A affects the flags, whereas LD A,0 does not.
2. Store a 16-bit item (VAL16) in addresses ADDR and ADDR +1 (MSB in ADDR+1).

```
LD HL,VAL16
LD (ADDR),HL
```

3. Store an 8-bit item (VALUE) at the address in memory locations INDIR and INDIR +1 .

| LD | HL, (INDIR) | GET INDIRECT ALIDRESS |
| :--- | :--- | :--- |
| LD | (HL), VALUE | :STORE DATA INDIRECTLY |

4. Store an 8-bit item (VALUE) nine bytes beyond the address in memory locations INDIR and INDIR +1 .

LD A, VALIIE
LD $x y$ (INDIR) ;GET BASE ADDRESS
LD ( $x y+9$ ), A ;STORE DATA 9 BYTES BEYOND BASE
Here the indirect address is the base address of an array or other data structure.

## ARITHMETIC AND LOGICAL OPERATIONS

Most arithmetic and logical operations (addition, subtraction, AND, OR, EXCLUSIVE OR, and comparison) can be performed only between the accumulator and an 8 -bit register, a byte of immediate data, or a byte of data in memory addressed through register pair HL or via indexing. Note that arithmetic and logical instructions do not allow direct addressing. If a result is produced (comparison does not produce any), it replaces the operand in the accumulator.

## Examples

1. Logically OR the accumulator with register C .

OR C
OR C logically ORs register C with the accumulator and places the result in the accumulator. The programmer only has to specify one operand; the other operand and the destination of the result are always the accumulator.
2. Add register $B$ to the accumulator.

ADD $A, B$
$\mathrm{ADD} \mathrm{A}, \mathrm{B}$ adds register B to the accumulator (register A ) and places the result in the accumulator. In the instructions $\mathrm{ADC}, \mathrm{ADD}$, and SBC , the programmer must specify both operands. The reason is that the Z80 also has the instructions ADC HL (add register pair to HL with carry), ADD HL (add register pair to HL), ADD xy (add register pair or index register to index register), and SBC HL (subtract register pair from HL with borrow). Note the inconsistency here: Both operands must be specified in ADC, ADD, and SBC, but only one operand in SUB; furthermore, the Z80 has an ADD xy instruction, but no ADC xy or SBC xy instruction. Since the 16-bit arithmetic instructions are mainly intended for addressing, we will discuss them later.
3. Logically AND the accumulator with the binary constant BICON.

AND BICON
Immediate addressing is the default mode; no special operation code or designation is necessary.
4. Logically OR the accumulator with the data at the address in register pair HL.

OR (HL)
Parentheses indicate a reference to the contents of a memory address.
Other operations require more than one instruction. Some typical examples are:

- Add memory locations OPER1 and OPER2, place sum in memory location SUM.

| LD | A, (OPER1) | ;GET FIRST OPERAND |
| :--- | :--- | :--- |
| LD | E, A |  |
| LD | A, (GPER2) | ;GET SECOND OPERAND |
| ADD | A, B |  |
| LD | (SUM), A | ;SAVE SUM |

or

| LI | HL, DPER1 |  |
| :--- | :--- | :--- |
| LD | $A,(H L)$ | ;GET FIRST OFERAND |
| LD | $H L, O P E R 2$ |  |
| ADD | $A,(H L)$ | ;ADD SECOND OPERAND |
| LD | $H L, S U M$ | ;SAVE SUM |
| LD | $(H L), A$ |  |

We can shorten the second alternative considerably if the operands and the sum occupy consecutive memory addresses. For example, if OPER2 $=$ OPER1 +1 and SUM $=$ OPER $2+1$, we have

| LD | HL, GPER |  |
| :--- | :--- | :--- |
| LD | $A,(H L)$ | ;GET FIRST OPEFAND |
| INC: | $H L$ |  |
| ADD | $A,(H L)$ | ;ADD SECOND OFERAND |
| INE: | $H L$ | ;SAVE SUM |
| LD | $(H L), A$ |  |

- Add a constant (VALUE) to memory location OPER.

| LD | A, (GPER) |
| :--- | :--- |
| ADD | A, VALlIE |
| LD | (OFER), A |

or

| LD | HL, OPER |
| :--- | :--- |
| LD | A, (HL) |
| ADD | A,VALIIE |
| LD | (HL), A |

## 18 Z80 ASSEMBLY LANGUAGE SUBROUTINES

If VALUE $=1$, we can shorten the second alternative to

```
LD HL,OPER
INC (HL)
```

You can use DEC (HL) similarly without changing the accumulator, but both DEC (HL) and INC (HL) affect all the flags except Carry.

## BIT MANIPULATION

The Z80 has specific instructions for setting, clearing, or testing a single bit in a register or memory location. Other bit operations require a series of single-bit instructions or logical instructions with appropriate masks. Complementing (CPL) applies only to the accumulator. Chapter 7 contains additional examples of bit manipulation.

The specific bit manipulation instructions are

```
GET n,reg
RES n,reg
BIT n,reg
```

- Sets bit n of register reg
- Clears bit n of register reg
- Tests bit $n$ of register reg, setting the Zero flag if that bit is 0 and clearing the Zero flag if it is 1 .

All three instructions can also be applied to (HL) or to an indexed address. Note that the bit position is not a variable; it is part of the instruction. ${ }^{6}$

Other bit operations can be implemented by applying logical instructions to the accumulator as follows:

- Set bits to 1 by logically ORing them with l's in the appropriate positions.
- Clear bits by logically ANDing them with 0 's in the appropriate positions.
- Invert (complement) bits by logically EXCLUSIVE ORing them with 1's in the appropriate positions.
- Test bits (for all 0's) by logically ANDing them with l's in the appropriate positions.

This approach is inconvenient since the logical instructions can only be applied to the accumulator. It does, however, allow the programmer to invert bits and change several bits at the same time.

## Examples

1. Set bit 6 of the accumulator.
or
OR OIOOOOOOB :SET BIT G BY ORING WITH 1
Logically ORing a bit with 0 leaves it unchanged.
2. Clear bit 3 of the accumulator.

RES 3,A
or
AND $11110111 \mathrm{E} \quad$ CLEAR BIT 3 BY ANDING WITH 0
Logically ANDing a bit with 1 leaves it unchanged.
3. Invert (complement) bit 2 of the accumulator.

XOR 00000100 B :INVERT BIT 2 BY XORING WITH 1
Logically EXCLUSIVE ORing a bit with 0 leaves it unchanged. Here there is no special bit manipulation instruction. Fortunately, setting and clearing bits are much more common operations than complementing bits.
4. Test bit 5 of the accumulator. In other words, clear the Zero flag if bit 5 is 1 , and set it if bit 5 is 0 .

BIT 5,A
or
AND 00100000B ;TEST BIT 5 BY ANDING WITH 1
Note the inversion here in either alternative: The Zero flag is set to 1 if the bit is 0 , and to 0 if the bit is 1 .
5. Set bit 4 of register D.

SET 4,D
To use a logical function, we would have to load the data into the accumulator and load the result back into register D.
6. Invert (complement) bit 7 of memory location ADDR.

| LD | A, (ADDR) | ;GET DATA |
| :--- | :--- | :--- |
| XOR | $10000000 E$ | ;COMPLEMENT BIT 7 |
| LD | (ADDR), A | ;RETURN RESULI TO MEMORY |

7. Set bit 0 of the memory location five bytes beyond the address in INDIR and INDIR+1.

| LD $x y,(A D D R)$ | :GET INDIRECT ADDRESS |
| :--- | :--- | :--- |
| SET $0,(x y+5)$ | ;SET BIT O OF BYTE 5 |

You can change more than one bit at a time by using a series of bit manipulation instructions or by using the logical functions with appropriate masks.
8. Set bits 4 and 5 of the accumulator.

OR OOILOOOOB ;SET BITS 4 ANI 5 BY ORING WITH 1
or

| SET | 4,A | :SET BIT 4 FIRST |
| :--- | :--- | :--- |
| SET | S.A | AND THEN SET BIT 5 |

9. Invert (complement) bits 0 and 7 of the accumulator.

KOR 10000001B :INVERT BITS O AND 7 BY XORING WITH 1
A handy shortcut to change bit 0 of a register or memory location is to use INC to set it (if you know that it is 0 ) and DEC to clear it (if you know that it is 1 ). You can also use either INC or DEC to complement bit 0 if you are not using the other bits of a register or memory location. These shortcuts are useful when you are storing a single 1-bit flag in a register or memory location.

## SHIFT OPRRATIONS

The Z80 has shift instructions that operate on any register or memory location. Special instructions apply only to the accumulator, register pair HL, or an index register. Chapter 7 contains further examples of shift operations.

The instructions RL and RR rotate a register or memory location and the Carry flag as if they formed a 9-bit register. Figures 1-1 and 1-2 show the effects of RL and RR. The instructions RLC and RRC rotate the register or memory location alone as shown in Figures 1-3 and 1-4. The bit shifted off the end still appears in the Carry flag as well as in the bit position at the other end. The instructions SLA and SRL perform logical shifts (as shown in Figures 1-5 and 1-6) which fill the bit at the far right or left with a 0 . SRA performs an arithmetic shift (see Figure 1-7) which preserves the sign bit by extending (copying) it to the right. Note that RL and RR preserve the old Carry flag (in either bit 0 or bit 7 ), whereas the other shift instructions destroy it.

Certain special instructions are shorter and faster than the regular shifts in specific situations. One-byte circular shifts (RLA, RLCA, RRA, RRCA) apply only to the accumulator. Adding a register to itself (ADD A,A; ADD HL, HL; ADD xy, xy) is equivalent to a logical left shift, while adding a register to itself with Carry (ADC A, A or ADC HL,HL) is equivalent to a left rotate through Carry.

## Examples

1. Rotate accumulator right two positions without the Carry.

## RRE:A

RRCA

Original contents of Carry flag and register or memory location

| Carry |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| C |$\quad$| $\mathrm{B}_{7}$ | $\mathrm{~B}_{6}$ | $\mathrm{~B}_{5}$ | $\mathrm{~B}_{4}$ | $\mathrm{~B}_{3}$ | $\mathrm{~B}_{2}$ | $\mathrm{~B}_{1}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

After RL (rotate left through Carry)

| Carry |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{B}_{7}$ |

Figure 1-1. The RL (rotate left through Carry) instruction

Original contents of Carry flag and register or memory location Carry

C


After R R (rotate right through Carry)


Figure 1-2. The RR (rotate right through Carry) instruction

Original contents of Carry flag and register or memory location


After RLC (rotate left)


Figure 1-3. The RLC (rotate left) instruction

Original contents of Carry flag and register or memory location


After RRC (rotate right)


Figure 1-4. The RRC (rotate right) instruction

Original contents of Carry flag and register or memory location

| C |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |$\quad$| $\mathrm{B}_{7}$ | $\mathrm{~B}_{6}$ | $\mathrm{~B}_{5}$ | $\mathrm{~B}_{4}$ | $\mathrm{~B}_{3}$ | $\mathrm{~B}_{2}$ |
| :--- | :--- | :--- | :--- | :--- | :--- |

After SLA (shift left arithmetic)


Figure 1-5. The SLA (shift left arithmetic) instruction

Original contents of Carry flag and register or memory location

| C |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{B}_{7}$ | $\mathrm{~B}_{6}$ | $\mathrm{~B}_{5}$ | $\mathrm{~B}_{4}$ | $\mathrm{~B}_{3}$ | $\mathrm{~B}_{2}$ | $\mathrm{~B}_{1}$ | $\mathrm{~B}_{0}$ |

After SRL (shift right logical)
$\mathrm{B}_{0}$

| 0 | $\mathrm{~B}_{7}$ | $\mathrm{~B}_{6}$ | $\mathrm{~B}_{5}$ | $\mathrm{~B}_{4}$ | $\mathrm{~B}_{3}$ | $\mathrm{~B}_{2}$ | $\mathrm{~B}_{1}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Figure 1-6. The SRL (shift right logical) instruction

Original contents of Carry flag and register or memory location

$$
\begin{array}{|l|l|l|l|l|l|l|l|l|}
\hline \mathrm{C} \\
\hline \mathrm{~B}_{7} & \mathrm{~B}_{6} & \mathrm{~B}_{5} & \mathrm{~B}_{4} & \mathrm{~B}_{3} & \mathrm{~B}_{2} & \mathrm{~B}_{1} & \mathrm{~B}_{0} \\
\hline
\end{array}
$$

After SRA (shift right arithmetic)

$$
\begin{array}{|l|l|l|l|l|l|l|l|l|}
\hline \mathrm{B}_{0} \\
\hline \mathrm{~B}_{7} & \mathrm{~B}_{7} & \mathrm{~B}_{6} & \mathrm{~B}_{5} & \mathrm{~B}_{4} & \mathrm{~B}_{3} & \mathrm{~B}_{2} & \mathrm{~B}_{1} \\
\hline
\end{array}
$$

Fgure 4-7. The SRA (shift right arithmetic) instruction

Note the special form for the accumulator.
2. Shift accumulator left logically two positions.

| SLA | $A$ |
| :--- | :--- |
| SLA | $A$ |

A shorter, faster alternative is
ADD A, A
ADD A, A
The instruction ADD A, A is equivalent to a logical left shift of A. Note that ADD A, A is a one-byte instruction, whereas SLA is always at least a two-byte instruction since it is an addition to the 8080 instruction set.
3. Shift register C right logically one position.

SRL C
4. Shift register pair HL left logically two positions.
$\begin{array}{ll}\text { ADD } & H L, H L \\ \text { ADID } & H L, H L\end{array}$
ADD HL, HL is a one-byte logical left shift of HL.
Shift instructions can also be applied to memory locations addressed either through register pair HL or through indexing from IX or IY.
5. Shift memory location ADDR right one position, preserving the sign bit (bit 7).

```
LII HL, ADDR
ER ( HL )
```

Shifting while preserving the sign bit is called sign extension. A shift that operates in
this manner is called an arithmetic shift, since it preserves the sign of a two's complement number. It can therefore be used to divide or normalize signed numbers.
6. Rotate right the memory location eight bytes beyond the address in INDIR and INDIR+1.

| LD $x y,(I N D I R)$ | ;GET INDIRECT ADDRESS |
| :--- | :--- |
| $R R$ | $(x y+8)$ |

## MAKING DECISIONS

In this section procedures are presented for making the following three types of decisions:

- Branching if a bit is set or cleared
- Branching if two values are equal or not equal
- Branching if one value is greater or less than another.

The first type of decision allows the processor to sense the value of a flag, switch, status line, or other binary (ON/OFF) input. The second type of decision allows the processor to determine whether an input or a result has a specific value (an input is a specific command character or terminator, or a result is 0 ). The third type of decision allows the processor to determine whether a value is above or below a numerical threshold (a value is valid or invalid, or is above or below a warning level or setpoint). Assuming that the primary value is in the accumulator and the secondary value (if needed) is at address ADDR, the procedures are as follows.

## Branching Set or Cleared Bit

Determine if a bit is set or cleared with the BIT instruction. The operands are the bit position and the register or memory address (either the one in HL or one accessed via indexing). The Zero flag reflects the bit value and can be used for branching.

## Examples

1. Branch to DEST if bit 5 of the accumulator is 1 .
```
BIT E,A
IR NZ,DEST
```

JP (absolute addressing) can be used instead of JR (relative addressing). The Zero flag is set to 1 if and only if bit 5 of A is 0 .
2. Branch to DEST if bit 2 of register C is 0 .

| BIT | $2, \mathrm{C}$ |
| :--- | :--- |
| JR | $\mathrm{Z}, \mathrm{DEST}$ |

3. Branch to DEST if bit 6 of memory location ADDR is 1 .
```
LD HL,ADDR
BIT 6,(HL)
IR NZ,DEST
```

4. Branch to DEST if bit 3 of the memory location seven bytes beyond the address in INDIR and INDIR +1 is 0 .

| LD | $x y,($ INDIR $)$ |
| :--- | :--- |
| EIT | $3,(x y+7)$ |
| UR | $Z, D E S T$ |

There are shortcuts for bits 0,6 , and 7 of the accumulator.
5. Branch to DEST if bit 7 of the accumulator is 1 .

```
AND A ;ESTABLISH SIGN FLAG
UP M,DEST
```

There is no relative jump based on the Sign flag.
6. Branch to DEST if bit 6 of the accumulator is 0 .

```
ADD A,A ;ESTABLISH SIGN FLAG FROM BIT 6
IP P,DEST
```

7. Branch to DEST if bit 0 of the accumulator is 1 .
```
RRA ;MOVE BIT O TO CARRY
UR C,DEST
```

Here we have the choice of either a relative or an absolute jump.

## Branching Based on Equality

Determine if the value in the accumulator is equal to another value by subtraction. The Zero flag is set to 1 if the values are equal. Compare instructions (CP) are more useful than subtract instructions ( SBC or SUB ) because compares preserve the value in the accumulator for later operations. Note, however, that the Z80 has a 16-bit subtract with borrow instruction (SBC HL), but no 16-bit compare or subtract instruction.

## Examples

1. Branch to DEST if the accumulator contains the number VALUE.

| CP VALUE | ;DOES A CONTAIN VALUE? |
| :--- | :--- | :--- |
| IR $Z$, DEST | ;YES, BRANCH |

2. Branch to DEST if the contents of the accumulator are not equal to the contents of memory location ADDR.

| LD | $H L, A D D R$ |  |
| :--- | :--- | :--- |
| $C P$ | $(H L)$ | ; IS A THE SAME AS DATA IN MEMORY? |
| IR | $N Z$, DEST | ;NO, BRANCH |

There are shortcuts if VALUE is 0,1 , or $\mathrm{FF}_{16}$.
3. Branch to DEST if the accumulator contains 0 .

| AND A | ;ESTABLISH ZERO FLAG |
| :--- | :--- |
| IR $Z$,DEST | ;BRANCH IF A CONTAINS ZERO |

4. Branch to DEST if the accumulator does not contain $\mathrm{FF}_{16}$.

| INC A | ;ESTABLISH ZERO FLAG |
| :--- | :--- |
| UR $N Z$, DEST | ;ERANCH IF A WAS NOT FF |

This procedure can be applied to any 8-bit register or to a memory location addressed through HL or via indexing.
5. Branch to DEST if the accumulator contains 1 .

| DEC | A |
| :--- | :--- |
| JR | $\mathrm{Z}, \mathrm{DEST}$ |

; ESTABLISH ZERO FLAG
; BRANCH IF A WAS 1
6. Branch to DEST if memory location ADDR contains 0 .

| LDI | $H L, A D D R$ |
| :--- | :--- |
| INC | $(H L)$ |
| DEC | $(H L)$ |
| IR | $Z, D E S T$ |

;ESTABLISH ZERO FLAG IN TWO ETEFS
; BRANCH IF ADDR CONTAINS ZERO
This procedure will also work on data at an indexed address or in registers B, C, D, E, H , or L .
7. Branch to DEST if register pair HL contains VAL16.

| AND | A | ;CLEAR CAFFY, DON T CHANGE A |
| :---: | :---: | :---: |
| LII | re,VAL16 |  |
| SEC | HL, rp | ; DOES HL CONTAIN VALIE? |
| IR | Z, DEST | ; YES, BRANCH |

The 16-bit subtraction instruction always includes the Carry and is available only for HL and another register pair (BC, DE, or SP).

## Branching Based on Magnitude Comparisons

Determine if the value in the accumulator is greater than or less than some other value by subtraction. If, as is typical, the values are unsigned, the Carry flag indicates which is larger. In general,

- Carry $=1$ if the value subtracted is larger than the value in the accumulator (that is, if a borrow is required).
- Carry $=0$ if the value in the accumulator is larger or if the two values are equal.

Since subtracting equal values makes the Carry 0 , the alternatives (considering the accumulator as the primary operand) are

- Primary operand less than secondary operand (Carry set)
- Primary operand greater than or equal to secondary operand (Carry cleared).

If the alternatives you need are "less than or equal to" and "greater than," you can simply exchange the primary and secondary operands (that is, from $Y-X$ instead of $\mathrm{X}-\mathrm{Y}$ ).

## Examples

1. Branch to DEST if the contents of the accumulator are greater than or equal to the number VALUE.

| CF VALUE | ;IS A ABOVE VALUE? |
| :--- | :--- |
| IR NC, DEST | YES, BRANCH |

2. Branch to DEST if the contents of memory address OPER1 are less than the contents of memory address OPER2.

| LD | A, (OPER1) | ;GET FIRST OPERAND |
| :--- | :--- | :--- |
| LD | $H L$, OPER2 |  |
| CP | $(H L)$ | ;IS IT LESS THAN SECOND OFERAND? |
| IR | C, DEST | ;YES, BRANCH |

3. Branch to DEST if the contents of memory address OPER1 are less than or equal to the contents of memory address OPER2.

| LD | A, (OPER2) | ;GET SECOND OFERAND |
| :--- | :--- | :--- |
| LD | HL, OPER1 |  |
| CP (HL) | ;IS IT GREATER THAN OR EQUAL TO FIRST? |  |
| IR | NC, DEST | ;YES, BRANCH |

If we loaded the accumulator with OPER1 and compared to OPER2, we could branch only on the conditions

- OPER1 greater than or equal to OPER2 (Carry cleared)
- OPER1 less than OPER2 (Carry set).

Since neither is what we want, we must reverse the order in which the operands are handled.
4. Branch to DEST if the contents of register pair HL are greater than or equal to VAL16.

| AND | A | ;CLEAR CARRY |
| :--- | :--- | :--- |
| LD | rP,VAL16 | ;IS HL AROVE VAL1 $6 ?$ |
| SEC | HL,rP |  |
| IR | NC, DEST | ;YES, BRANCH |

If the values are signed, we must allow for the possible occurrence of two's complement overflow. ${ }^{7}$ This is the situation in which the difference between the numbers cannot be contained in seven bits and, therefore, the sign bit is changed. For example, if one number is +7 and the other is -125 , the difference is -132 , which is beyond the capacity of eight bits (it is less than -128 , the most negative number that eight bits can hold).

If overflow is a possibility, we can determine if it occurred by examining the Parity/Overflow flag after the addition or subtraction instruction. If that flag is 1 , overflow did occur. The mnemonics here are confusing, since the Parity/ Overflow flag normally indicates whether the result has even parity; the branches are therefore PE (Parity Even or Overflow Set) and PO (Parity Odd or Overflow Clear). Weller clarifies the situation by defining additional mnemonics JV and JNV. ${ }^{8}$

Thus, in the case of signed numbers, we must allow for the following possibilities:

- The result has the sign (positive or negative, as shown by the Sign flag) that we want, and the Parity/Overflow flag indicates that the sign is valid.
- The result does not have the sign that we want, but the Parity/Overflow flag indicates that two's complement overflow has changed the real sign.

We have to look for both a true positive (the sign we want, unaffected by overflow) or a false negative (the opposite of the sign we want, but inverted by two's complement overflow).

## Examples

1. Branch to DEST if the accumulator contains a signed number greater than or equal to the number VALUE.

|  | CP | VALUE | ;PERFORM THE COMPARISON |
| :--- | :--- | :--- | :--- |
|  | IP | PE,FNEG | ;DID OVERFLOW OCCUR? |
|  | IP | P,DEST | ;NO, BRANCH IF RESULT POSITIVE |
|  | IR | IONE |  |
| FNEG: | IP | M, DEST | ;YES, BRANCH IF RESULT NEGATIVE |

There are no relative jumps based on the Parity/Overflow flag.
2. Branch to DEST if the accumulator contains a signed number less than the contents of memory address ADDR.

|  | LI | HL, ADDR |  |
| :--- | :--- | :--- | :--- |
|  | CP | (HL) | ;PERFORM THE COMFARISON |
|  | IF | FE,FFOS | ;IID GVERFLOW GOCUR? |
|  | IP | M, DEST | ;NO, BRANCH IF RESULT NEGATIVE |
| FPOS: | IR | IONE |  |
| DONE: | NOP | P,DEST | ;YES, BRANCH IF RESLILT POSITIVE |

Remember, JP PE means "jump on overflow," while JP PO means "jump on no overflow."

The programmer should also note that this is one of the few cases in which the Z 80 is not fully upward-compatible with the 8080 microprocessor. ${ }^{9}$ The 8080 has no overflow indicator and the P flag always indicates even parity.

There are some cases in which overflow cannot occur and all we must do is use the Sign flag instead of the Carry flag for branching. These cases are the following:

- The two numbers have the same sign. When this occurs, the difference is smaller in magnitude than the larger of the two numbers and overflow cannot occur. You can easily determine if two numbers have the same sign by EXCLUSIVE ORing them together and checking the Sign flag. Remember, the EXCLUSIVE OR of two bits is 1 if and only if the two bits have different values.

| XOR $V A L U E$ | ;COLILD OVERFLOW OCCLIR? |  |
| :--- | :--- | :--- |
| IP | P,NOOVF | ;NOT IF SIGNS ARE THE SAME |

- A value is being compared with zero. In this case, the Sign flag must be set and examined.


## Examples

1. Jump to DEST if the accumulator contains a signed positive number.

| AND | A |
| :--- | :--- |
| IP | F, DEST |

2. Jump to DEST if an 8 -bit register contains a signed negative number.
```
INC reg ;SET FLAGS from value in REgister
nEC reg
IP M,DEST
set flags from value in register
```

This sequence does not affect the accumulator or the register.
3. Jump to DEST if memory location ADDR contains a signed positive number.

| LD | HL, ADDR | ; POINT TO DATA IN MEMORY |
| :--- | :--- | :--- |
| INC | (HL) |  |
| DEC | (HL) |  |
| JP | P, DEST | ; BRANCH IF DATA IS POSITIVE |

This sequence does not affect the accumulator or the memory location.
Tables 1-7 and 1-8 summarize the common instruction sequences for making decisions with the Z80 microprocessor. Table 1-7 lists the sequences that depend only on the value in the accumulator; Table 1-8 lists the sequences that depend on numerical comparisons between the value in the accumulator and a specific number, the contents of a register, or the contents of a memory location (addressed through HL or an index register). Table 1-9 contains the sequences that depend only on the contents of a memory location.

## LOOPING

The simplest way to implement a loop (that is, to repeat a sequence of instructions) with the Z 80 microprocessor is to perform the following steps:

1. Load register $B$ with the number of times the sequence is to be repeated.
2. Execute the sequence.
3. Use the DJNZ instruction to decrement register B and return to Step 2 if the result is not 0 .

The DJNZ instruction is useful for loop control since it combines a decrement and a conditional relative branch. Note that DJNZ always operates on register B and

Table 1-7. Decision Sequences Depending on the Accumulator Alone

| Condition | Flag Setting Instruction | Conditional Jump |
| :--- | :--- | :--- |
| Any bit $=0$ | BIT n,A | JR Z or JP Z |
| Any bit $=1$ | BIT n, A | JR NZ or JP NZ |
| Bit $7=0$ | RLA, RLCA, or ADD A,A | JR NC or JP NC |
| Bit $7=1$ | RLA, RLCA, or ADD A,A | JR C or JP C |
| Bit $6=0$ | ADD A,A | JP P |
| Bit $6=1$ | ADD A,A | JP M |
| Bit $0=0$ | RRA or RRCA | JR NC or JP NC |
| Bit $0=1$ | RRA or RRCA | JR C or JP C |
| Equals zero | AND A or OR A | JR Z or JP Z |
| Not equal to zero | AND A or OR A | JP or JP NZ |
| Positive $(M S B=0)$ | AND A or OR A | JP M |
| Negative $(M S B=1)$ | AND A or OR A |  |

Table 1-8. Decision Sequences Depending on Numerical Comparisons with the Accumulator (Using CP)

| Condition | Conditional Jump |
| :--- | :--- |
| Equal | JR Z or JP Z |
| Not equal | JR NZ or JP NZ |
| Greater than or equal (unsigned) | JR NC or JP NC |
| Less than (unsigned) | JR C or JP C |
| Greater than or equal (signed) | JP P (assuming no overflow) |
| Less than (signed) | JP M (assuming no overflow) |

Note: All conditions assume that the accumulator contains the primary operand; for example, less than means "accumulator less than other operand."

Table 1-9. Decision Sequences Depending on a Memory Location Alone

| Condition | Flag Setting Instruction(s) | Conditional Jump |
| :--- | :--- | :--- |
| Any bit $=0$ | BIT $n,(H L)$ or (xy+OFFSET) | JR Z or JP $Z$ |
| Any bit $=1$ | BIT n,(HL) or (xy+OFFSET) | JR NZ or JP NZ |
| $=0$ | INC,DEC | JR Z or JP Z |
| $\neq 0$ | INC,DEC | JR NZ or JP NZ |

branches if B is not decremented to 0 - the instruction set does not provide any other combinations. However, DJNZ has limitations: It allows only an 8-bit counter and an 8 -bit offset for the relative branch (the branch is thus limited to 129 bytes forward or 126 backward from the first byte of the instruction).

Typical programs look like the following:

```
LD B,NTIMES ;NTIMES = NUMBER OF REPETITIONS
LOMP:
    - Instructions to be repeated
    -
    D.INZ LOOP
```

We could, of course, use other 8-bit registers or count up rather than counting down. These alternative approaches would require a slightly different initialization, an explicit DEC or INC instruction, and a conditional JR or JP instruction. In any case, the instructions to be repeated must not interfere with the counting of the repetitions. Note that register B is special, and most programmers reserve it as a loop counter.

The 8 -bit length of register $\mathbf{B}$ limits this simple loop to 256 repetitions. The programmer can provide larger numbers of repetitions by nesting single-register loops or by using a register pair as illustrated in the following examples:

- Nested loops


The outer loop restores the inner counter (register B) to its starting value (NTIML) after each decrement of the outer counter (register C). The nesting produces a multiplicative factor-the instructions starting at LOOPI are repeated NTIMM $\times$ NTIML times. We use register $B$ as the inner counter to take maximum advantage of DJNZ. (Clearly, the inner loop is executed many more times than the outer loop.)

- A register pair as 16 -bit counter


The extra steps are necessary because DEC rp (or DEC xy) does not affect the Zero flag (so there is no way of telling if the count has reached 0 ). The simplest way to determine if a 16-bit register pair contains 0 is to logically OR the two registers. The result of the logical OR is 0 if and only if all bits in both registers are 0 's. Check this procedure by hand if you are not sure why it works. A major drawback to this approach is its use of the accumulator, which requires saving the previous contents if they are needed in the next iteration.

## ARRAY MANIPULATION

The simplest way to access a particular element of an array is to place the element's address in register pair HL. In this way, it is possible to

- Manipulate the element by referring to it indirectly, that is, as (HL).
- Access the succeeding element (at the next higher address) by using INC to increment register pair HL or access the preceding element (at the next lower address) by using DEC to decrement HL.
- Access an arbitrary element by loading another register pair with the element's offset from the address in HL and using the ADD HL instruction. If the offset is fixed, we can also use indexing from a base address in either index register.

Typical array manipulation procedures are easy to program if the array is onedimensional and the elements each occupy one byte. Some examples are

- Add an element of an array to the accumulator. Assume that the address of the element is in register pair HL. Update HL so that it contains the address of the succeeding 8-bit element.

| ADD | $(H L)$ | A ADD CURRENT ELEMENT |
| :--- | :--- | :--- |
| ING | $H L$ | ;ADDRESS NEXT ELEMENT |

- Check to see if an element of an array is 0 and add 1 to register $C$ if it is. Assume that the element's address is in register pair HL. Update HL so that it contains the address of the preceding 8 -bit element.

|  | LD | A, (HL) | ; GET CURRENT ELEMENT |
| :---: | :---: | :---: | :---: |
|  | AND | A | ; IS IT ZERO? |
|  | IR | NZ, UPDLIT |  |
|  | INC: | C. | ; YES, ADD 1 TO COLINT OF ZEROS |
| UPDDT: | DEC. | HL | ; ADDRESS PRECEDING ELEMENT |

- Load the accumulator with the 35th element of an array. Assume that the base address of the array is in register pair HL.

| LD | DE, 35 | :GET OFFSET FQR REQUIRED ELEMENT |
| :--- | :--- | :--- |
| ADD | $H L, Q E$ | :CALCULATE ADDRESS OF ELEMENT |
| LD | $A,(H L)$ | ;OBTAIN THE ELEMENT |

ADD HL,DE performs a 16-bit addition, using register pair HL as a 16-bit accumulator. Note that the 16-bit offset in register pair DE can be either positive or negative.

The following single instruction performs the same task if the offset is an 8-bit unsigned number and the base address is in an index register:

LD A, $x y+35$ ) ; OBTAIN THE ELEMENT IN ONE STEP
Manipulating array elements becomes more difficult if more than one element is needed during each iteration (as in a sort that requires interchanging of elements), if the elements are more than one byte long, or if the elements are themselves addresses (as in a table of starting addresses). The basic problems are the lack of indexing with a variable offset and the lack of instructions that access 16-bit items indirectly. Some examples of more general array manipulation are

- Load register pair DE with a 16 -bit element of an array (stored LSB first). The starting address of the element is in register pair HL. Update HL so that it points to the next 16 -bit element.

| LD | $E,(H L)$ | ;GET LSE OF ELEMENT |
| :--- | :--- | :--- |
| INE: | $H L$ |  |
| LD | $\mathrm{D},(\mathrm{HL})$ | ;GET MSB OF ELEMENT |
| INC: | $H L$ | ;ADDRESS NEXT ELEMENT |

- Exchange an element of an array with its successor if the two are not already in descending order. Assume that the elements are 8 -bit unsigned numbers and that the address of the current element is in register pair HL. Update HL so that it contains the address of the successor element.

|  | LI | A, (HL) | ; GET CURFENT ELEMENT |
| :---: | :---: | :---: | :---: |
|  | INC. | (HL) |  |
|  | CP | (HL) | ; IS IT LESS THAN SUCCESSOR? |
|  | IR | NC, DONE | ; NO, NO INTERCHANGE NECESSAFY |
|  | LD | B, (HL) | ; YES, START THE INTERCHANGE |
|  | LD | (HL), A | ; CURRENT ELEMENT TO NEW PGSITION |
|  | DEC | HL |  |
|  | LD | (HL), B | ; SUCCESSOR ELEMENT TO NEW POSITION |
|  | INC: | HL |  |
| DONE: | NOP |  |  |

This procedure is awkward because the processor can address only one element at a time using HL. Clearly, the problem would be even more serious if the two elements were more than one position apart.

An alternative approach is to use an index register; that is,

|  | LD | A, (xy+0) | ; GET CURRENT ELEMENT |
| :---: | :---: | :---: | :---: |
|  | 6 P | ( $x y+1$ ) | ; IS IT LESS THAN SUCCESSOR? |
|  | IR | NC, DONE | ; NO, NO INTERCHANGE NECESSAFY |
|  | LD | B, $(x y+0)$ | ; YES, START THE INTERCHANGE |
|  | LD | $(x y+1), A$ | ; CURRENT ELEMENT TO NEW POSITIUN |
|  | LD | ( $x y+0$ ), B | ; SUCCESSOR ELEMENT TO NEW POSITIIUN |
| DONE: | INC. | $x y$ | ; MOVE ON TO NEXT PAIR |

- Load the accumulator from the 12 th indirect address in a table. Assume that the base address of the table is in register pair HL.

| LD | DE, 24 | :GET DOUBLED OFFSET FQR ELEMENT |
| :--- | :--- | :--- |
| ADD | $H L, D E$ | ;CALCULATE STARTING ADDRESS OF ELEMENT |
| LD | $E,(H L)$ | ;GET LSB OF INDIRECT ADDRESS |
| INC: | $H L$ |  |
| LD | $D,(H L)$ | ;GET MSB OF INDIRECT ALIDRESS |
| LD | $A,(D E)$ | ;OETAIN DATA FROM INDIRECT ADDRESS |

An alternative approach using an index register is

| LD | $A,(x y+24)$ | ; GET LSB OF INDIRECT ADDRESS |
| :--- | :--- | :--- |
| LD | $E, A$ |  |
| LD | $A,(x y+25)$ | ;GET MSB OF INDIRECT ADDRESS |
| LD | D, $A$ |  |
| LD | $A,(D E)$ | ; OBTAIN DATA FROM INDIRECT ADDRESS |

Note that in either approach you must double the index to handle tables containing addresses, since each 16-bit address occupies two bytes of memory.

Some ways to simplify array processing are

- Keep the base address of the table or array in register pair DE (or BC), so ADD HL or ADD xy does not destroy it.
- Use ADD A,A to double an index in the accumulator. The doubled index can then be used to handle arrays or tables consisting of 16-bit elements. ADD HL, HL or ADD xy,xy may be used to double 16-bit indexes.
- Use EX DE,HL to move addresses to and from register pair HL.

Chapters 5 and 9 contain further examples of array manipulation.

## Block Move and Block Compare Instructions

Another way to simplify array processing is to use the Z80's block move and block compare instructions. The block move instructions not only transfer data from one memory location to another without using the accumulator, but they also update the array pointers and decrement a 16 -bit loop counter. Thus, a block move instruction can replace a sequence of load, increment, and decrement instructions. Repeated block move instructions continue transferring data, updating the pointers, and decrementing the counter until the counter is decremented to zero. Block compare instructions are similar to block moves, except that only a single pointer is involved (the other operand is in the accumulator), and the repeated versions also terminate if the operands being compared are equal (this is referred to as a true comparison).

A further convenience of block moves and block compares is that they solve the problem of testing a 16 -bit counter for 0 . Both block moves and block compares clear
the Parity/Overflow flag if the 16-bit counter (always in register pair BC) is decremented to zero, and set the Parity/Overflow flag otherwise. Note that the indicator is the Parity/Overflow flag, not the Zero flag.

The block move and compare instructions are the following:

- LDI (LDD) moves a byte of data from the address in HL to the address in DE, decrements BC, and increments (decrements) DE and HL.
- LDIR (LDDR) repeats LDI (LDD) until BC is decremented to 0 .
- CPI (CPD) compares the accumulator to the data at the address in HL, decrements BC, and increments (decrements) HL. Both CPI and CPD set the Zero flag if the operands being compared are equal, and clear the Zero flag otherwise.
- CPIR (CPDR) repeats CPI (CPD) until BC is decremented to 0 .

Note that block moves reserve BC, DE, and HL for special purposes, while block compares reserve only BC and HL.

## Examples

1. Move a byte of data from memory location ADDR1 to memory location ADDR2.

| LD | BC, 1 | ; NLIMRER OF BYTES TO MOVE $=1$ |
| :--- | :--- | :--- |
| LD | DE, ADDR1 | ; INITIALIZE GOURCE POINTER |
| LD | HL, ADDRZ | ;INITIALIZE DESTINATION POINTER |
| LDI or LDD | ;MOVE A BYTE OF DATA |  |

Obviously, the overhead of loading all the register pairs makes it uneconomical to use LDI or LDD to move a single byte of data.
2. Move two bytes of data from memory locations ADDR1 and ADDR1+1 to memory locations ADDR2 and ADDR2+1.

| LD | BC, 2 | ; NUMBER OF BYTES TO MOVE $=2$ |
| :--- | :--- | :--- |
| LD | DE, ADDR1 | ; INITIALIZE SOURCE POINTER |
| LD | HL,ADDR2 | ;INITIALIZE DESTINATION POINTER |
| LDIR |  | ;MOVE TWO BYTES OF DATA |

or

| LD | BC, 2 | ; NUMBER OF BYTES TO MOVE $=2$ |
| :--- | :--- | :--- |
| LD | DE,ADDR1+1 | ; INITIALIZE SOURCE PGINTER |
| LD | $H L, A D L R 2+1$ | ;INITIALIZE DESTINATIGN POINTER |
| LDDR |  | ;MOVE TWO EYTES OF DATA |

The block move instructions become more useful as the number of bytes to be moved increases.
3. Move ten bytes of data from memory locations starting at ADDR1 to memory locations starting at ADDR2.

| LD | BC: 10 | ; NUMBER OF EYTES TO MOVE $=10$ |
| :--- | :--- | :--- |
| LD | DE, ADDR1 | ;INITIALIZE SOURGE PGINTER |
| LD | HL,ADDR2 | ;INITIALIZE DESTINATION POINTER |
| LDIR |  | ;MOVE TEN BYTES OF DATA |

or

| LD | BC, 10 | ; NUMBER OF BYTES TO MOVE $=10$ |
| :--- | :--- | :--- |
| LD | DE, ADDRI +9 | ; INITIALIZE SOURCE POINTER |
| LD | $H L, A D D R Z+9$ | ; INITIALIZE DESTINATION POINTER |
| LDDR |  | ;MOVE TEN BYTES OF DATA |

4. Examine memory locations starting at ADDR until one is encountered that contains 0 or until 256 bytes have been examined.

| LD | BC, $100 H$ | MAXIMUM LENGTH $=100$ HEX $=256$ |
| :--- | :--- | :--- |
| LD | $H L, A D D R$ | ;POINT TO START OF SEARCH AREA |
| SUB A | ;GET ZERO FOR COMPARISON |  |
| CFIR |  |  |

The final value of the Zero flag indicates why the program exited.
Zero flag $=1$ if the program found a 0 in memory.
Zero flag $=0$ if the program decremented BC to 0 .
The block move and block compare instructions are convenient, but their forms are restricted and their applications are limited. The programmer must remember the following:

- BC always serves as the counter; it is decremented after each iteration. The Parity/Overflow flag (not the Zero flag) indicates whether BC has been decremented to 0 . Be careful - the $\mathrm{P} / \mathrm{V}$ flag is set to 0 if BC has been decremented to 0 ; the polarity is opposite of that used with the Zero flag. Thus, after a block move or block compare, the relevant conditional branches have the following meanings:

JP PE means "branch if BC has not been decremented to 0 ."
JP PO means "branch if BC has been decremented to 0 ."

- HL always serves as the source pointer in block moves and as the memory pointer in block compares. HL is incremented or decremented after the data is transferred or a comparison is performed.
- DE always serves as the destination pointer in block moves; it is not used in block compares. Like HL, DE is incremented or decremented after the data is transferred. Note also that LDI and LDIR increment both HL and DE, while LDD and LDDR decrement both pairs.
- Repeated block comparisons exit if either a true comparison occurs or BC is decremented to 0 . Testing the Zero flag will determine which condition caused the exit.


## TABLE LOOKUP

Although the Z80 processor has indexing, the calculations required for table lookup must be performed explicitly using the ADD HL or ADD xy instruction. This is because the Z80's indexing assumes a variable 16 -bit address in an index register and a fixed 8 -bit offset. As with array manipulation, table lookup is simple if the table consists of 8-bit data items; it is more complicated if the table contains longer items or addresses. The instructions EX DE,HL and JP (HL) or JP (xy) can be useful, but require the programmer to place the results in specific 16-bit registers.

## Examples

1. Load the accumulator with an element from a table. Assume that the base address of the table is BASE (a constant) and the 16-bit index is in memory locations INDEX and INDEX+1 (MSB in INDEX+1).

| LD | DE, BASE | ;GET BASE ADDRESS |
| :--- | :--- | :--- |
| LD | $H L,(I N D E X)$ | ;GET INDEX |
| ADD | $H L, D E$ | ;CALCULATE ADDRESS OF ELEMENT |
| LD | $A,(H L)$ | ;OBTAIN THE ELEMENT |

Reversing the roles of DE and HL would slow down the program since LD DE,(ADDR) executes more slowly and occupies more memory than does LD HL,(ADDR). This asymmetry is caused by the fact that only LD HL,(ADDR) is an original 8080 instruction; the direct loads of other register pairs (including the stack pointer) are additions to the underlying 8080 instruction set.
2. Load the accumulator with an element from a table. Assume that the base address of the table is BASE (a constant) and the index is in the accumulator.

| LD | $L, A$ | ;EXTEND INDEX TO 16 EITS IN HL |
| :--- | :--- | :--- |
| LD | $H, O$ |  |
| LD | DE, BASE | ;GET BASE ADDRESS |
| ADD | $H L, D E$ | ;CALCULATE ADDRESS OF ELEMENT |
| LD | $A,(H L)$ | ;OBTAIN THE ELEMENT |

3. Load register pair DE with a 16-bit element from a table. Assume that the base address of the table is BASE (a constant) and the index is in the accumulator.

| ADD | A,A | DOUELE INDEX FOR $16-E I T$ |
| :--- | :--- | :--- | :--- |
| LD | L,A | EEXTEND INDEX TO 16 BITS |
| LD | $H, O$ |  |


| LD | BC, BASE | ;GET EASE ADDRESS |
| :--- | :--- | :--- |
| ADII | $H L, B C$ | ;GALCLLLATE STARTING ADDRESS |
| LD | $E,(H L)$ | ;GET LSE OF ELEMENT |
| INC: | $H L$ |  |
| LD | $\mathrm{D},(H L)$ | ;GET MSB OF ELEMENT |

You can also use the instruction ADD HL, HL to double the index; it is slower than ADD A,A but it automatically handles cases in which the doubled index is too large for 8 bits.
4. Transfer control (jump) to a 16-bit address obtained from a table. Assume that the base address of the table is BASE (a constant) and the index is in the accumulator.

| And | A, A | ; DOUble index for 16 -bit elements |
| :---: | :---: | :---: |
| LII | L, A | ; EXTEND INDEX TO 16 EITS |
| LD | H, O |  |
| LD | BC, BASE | ; GET BASE ADDRESS |
| ADD | HL, BC | ; CALCUILATE STARTING ADDRESS |
| LD | E, (HL) | ; GET LSE OF DESTINATION |
| INC. | HL |  |
| LD | D, (HL) | ; GET MSB OF DESTINATION |
| EX | DE, HL |  |
| IP | (HL) | : IUMP TO DESTINATION |

The common uses of jump tables are to implement CASE statements (multi-way branches used in languages such as FORTRAN, Pascal, and PL/I), to decode commands from a keyboard, and to respond to function keys on a terminal.

## CHARACTER MANIPULATION

The easiest way to manipulate characters on the Z 80 processor is to treat them as unsigned 8 -bit numbers. The letters and digits form ordered subsequences of the ASCII character set (for example, the ASCII version of the letter A is one less than the ASCII version of B). Appendix C contains a complete ASCII character set.

## Examples

1. Branch to address DEST if the accumulator contains ASCII E.
```
CP 'E* IIS DATA ASCII E?
UR Z,DEST ;YES, BRANCH
```

2. Search a string starting at address STRNG until a non-blank character is found.

EXAMC:

| LD | HL, STRNG | ;POINT TO START OF STRING |
| :--- | :--- | :--- |
| LD | $A,(H L)$ | $; G E T$ NEXT CHARACTER |
| CP | - | IS IT A BLANK? |
| $-\mathbb{R}$ | $N Z$, DONE | ;NO, DONE |

```
                INC HL ; YES, PROCEED TO NEXT CHARACTER
    IF EXAMC
or
    EXAMC: INC HL
    LI A,(HL) ;GET NEXT CHARACTER
    CF ; % IS IT A BLANK?
    IR Z,EXAMC :YES, KEEP LOOKING
```

We could make either version execute faster by placing the blank character in a general-purpose register (for example, register C ) and comparing each character with that register (using CP C) rather than with an immediate data value.

We could also use the block compare instructions which combine the comparison and the incrementing of the pointer in HL. The CPI instruction, for example, not only compares the accumulator with the data at the address in HL, but also increments HL and decrements BC. Thus, the program using CPI is

EXAMC:

| LD | HL, STRNG | :PQINT TO START OF STRING |
| :--- | :--- | :--- |
| LD | $A$, | GET A BLANK FOR COMPARISON |
| CPI |  | IS NEXT CHARACTER A BLANK? |
| IR | $Z, E X A M C ~$ | YES, KEEF LOOKING |

The CPI instruction sets the Zero flag to 1 if the operands being compared are equal and to 0 if they are not equal. It also sets the Parity/Overflow flag to 0 if it decrements BC to 0 and to 1 if it does not, thus allowing the programmer to check easily for the termination of the string as well as for a true comparison. We cannot use CPIR here, since it would terminate as soon as a blank character (rather than a non-blank character) was found.
3. Branch to address DEST if the accumulator contains a letter between C and F , inclusive.
nONE:

| CP | ${ }^{\circ} \mathrm{C}$ | IS DATA BELOW [? |
| :---: | :---: | :---: |
| IR | C. DIONE | ; YES, DINE |
| $C \cdot$ | G' | ; IS DATA BELIUW Gi? |
| IR | C., DEST | ; YES, MLIST BE BETWEEN C ANI |
| NOP |  |  |

We have taken advantage of the fact that G follows F numerically in ASCII, just as it does in the alphabet. Chapter 8 contains further examples of string manipulation.

## CODE CONVERSION

You can convert data from one code to another using arithmetic or logical operations (if the relationship is simple) or lookup tables (if the relationship is complex).

## Examples

1. Convert an ASCII digit to its binary-coded decimal ( BCD ) equivalent.

SUB * 0 : CONVERT ASCII TO ECD
Since the ASCII digits form an ordered subsequence of the code, all that must be done is subtract the offset (ASCII 0).

You can also clear bits 4 and 5 with the instruction
AND 11001111 E ; CONVERT ASCII TO ECD
Either the arithmetic instruction or the logical instruction will convert ASCII 0 ( $30_{16}$ ) to decimal $0\left(00_{16}\right)$.
2. Convert a binary-coded-decimal ( BCD ) digit to its ASCII equivalent.

ADD A, ${ }^{\circ}{ }^{\circ} \quad: C O N V E R T$ BCD TO ASCII
The inverse conversion is equally simple. Bits 4 and 5 can be set with the instruction
OR OO110000B ; CONVERT BCD TO ASCII
Either the arithmetic instruction or the logical instruction will convert decimal $6\left(06_{16}\right)$ to ASCII 6 ( $36_{16}$ ).
3. Convert one 8 -bit code to another using a lookup table. Assume that the lookup table starts at address NEWCD and is indexed by the value in the original code (for example, the 27 th entry is the value in the new code corresponding to 27 in the original code). Assume that the data is in memory location CODE.

| LD | A, (CODE) | :GET THE OLD CODE |
| :--- | :--- | :--- |
| LD | L,A | ;EXTEND INDEX TO 16 BITS |
| LD | $H, O$ |  |
| LD | DE,NEWCD | ;GET BASE ADDRESS |
| ADD | $H L, D E$ | ;CALCILATE ADDRESS OF ELEMENT |
| LD | $A,(H L)$ | ;GET THE ELEMENT |

Indexed addressing cannot be used here, since memory location CODE contains a variable value.

Chapter 4 contains further examples of code conversion.

## MULTIPLE-PRECISION ARITHMETIC

Multiple-precision arithmetic requires a series of 8-bit operations. They are

- Clear the Carry flag initially, since there is never a carry into or borrow from the least significant byte.
- Use the Add with Carry (ADC) or Subtract with Carry (SBC) instruction to perform an 8 -bit operation and include the carry or borrow from the previous operation.

A typical 64-bit addition program is

|  | LD | E, 8 | ; NUMBER OF BYTES $=8$ |
| :---: | :---: | :---: | :---: |
|  | SUB | A | ; CLEAR C:AFRY INITIALLY |
|  | LI | HL, NLM1 | ; POINT TO START OF NUMEERS |
|  | LD | DE, NUME |  |
| ADCIS: | LD | A, (DE) | :GET A EYTE OF ONE OFERAND |
|  | ADIC | A, (HL) | ; ADD A BYTE OF THE OTHEF OFERAND |
|  | LD | (HL), A | ; STORE THE S-BIT SUM |
|  | INC: | DE | ; UPDATE PGINTEFS |
|  | INC: | HL |  |
|  | D.INZ | ADns | ; COUNT EYTE OPERATIONS |

Chapter 6 contains further examples.

## MULTIPLICATION AND DIVISION

There are many ways to implement multiplication. One approach is to convert multiplication by a small integer into a specific short sequence of additions and left shifts.

## Examples

1. Multiply the contents of the accumulator by 2 .
```
ADD A,A ;DOUBLE A
```

2. Multiply the contents of the accumulator by 5 .

| $\operatorname{LD}$ | B, A |  |  |
| :--- | :--- | :--- | :--- |
| $A D D$ | A, A | $; A$ TIMES | 2 |
| ADD | A,A | :A TIMES | 4 |
| ADD | A,B | ;A TIMES | 5 |

Both examples assume that no carries ever occur. ADD HL could be similarly used to produce a 16 -bit result.

This approach is often handy in accessing elements of two-dimensional arrays. For example, assume a set of temperature readings taken at four different positions in each of three different storage tanks. Organize the readings as a two-dimensional array $T(I, J)$, where $I$ is the tank number ( 1,2 , or 3 ) and $J$ identifies the position in the tank ( 1 , 2,3 , or 4 ). Store the reading in the computer's memory one after another as follows, starting with the reading at position 1 of tank 1 :

| BASE | $T(1,1)$ | Reading at tank 1, pasition 1 |
| :--- | :--- | :--- |
| BASE +1 | $T(1,2)$ | Reading at tank 1, pasition 2 |
| BASE 2 | $T(1,3)$ | Reading at tank 1, pasition 3 |


| BASE +3 | $T(1,4)$ | Feading at | k 1 | position 4 |
| :---: | :---: | :---: | :---: | :---: |
| BASE+4 | $T(2,1)$ | Reading at | tank 2, | position 1 |
| BASE+5 | $T(2,2)$ | Reading at | tank: 2 , | position 2 |
| BASE +6 | $T(2,3)$ | Reading at | tank 2, | position 3 |
| BASE +7 | $T(2,4)$ | Reading at | tank 2, | position 4 |
| BASE +8 | T ( 3,1 ) | Reading at | tank 3. | position 1 |
| BASE +9 | T(3,2) | Reading at | tank: 3, | position 2 |
| BASE +10 | $T(3,3)$ | Reading at | tank: 3, | position 3 |
| BASE+11 | $T(3,4)$ | Reading at | tank: 3, | pasition 4 |

Generally, the reading $T(I, J)$ is located at address BASE $+4 *(I-1)+(J-1)$. If I is in the accumulator and J is in register B , the accumulator can be loaded with $\mathrm{T}(\mathrm{I}, \mathrm{J})$ as follows:

| DEC. | A | ; OFFSET FOR TANK I |
| :---: | :---: | :---: |
| ADD | A, A | ; 2 * (I-1) |
| ADD | A, A | ; 4 \% (I-1) |
| ADD | A, B | ; ADD OFFSET FOR POSITION |
| DEC. | A | ; $4 \times(\mathrm{I}-1)+(\mathrm{l}-1)$ |
| LD | L, A | ; EXTEND INDEX TO 16 BITS |
| LD | H, O |  |
| LD | DE, BASE | : GET BASE ADDFESS OF REALINGS |
| ADD | HL, DE | : ACCESS DESIREI READING |
| LD | A, (HL) | :FETCH T(I, I) |

Extending this approach to handle arrays with more dimensions is shown in Chapter 5.

Division by a power of 2 can be implemented as a series of right logical shifts.

## Example

Divide the contents of the accumulator by 4.

```
SRL A ;LIVIDE A BY 2
SRL A AND THEN BY 2 AGAIN
```

01

```
RRA ;DIVIDE A BY 4 EY RUTATING IT TWICE
RRA
AND OO111111B ;MAKE SHIFTS LOGICAL BY CLEARING MSE'S
```

The second alternative uses the one-byte instruction, RRA, rather than the two-byte instruction SRL A. When multiplying or dividing signed numbers, be careful to separate the signs from the magnitudes. Replace logical shifts with arithmetic shifts that preserve the value of the sign bit.

Other approaches to multiplication and division include algorithms involving shifts and additions (multiplication) or shifts and subtractions (division) as described in Chapter 6, and lookup tables as discussed previously in this chapter.

## LIST PROCESSING

Additional information on the following material can be found in an article by K.S. Shankar published in IEEE Computer. ${ }^{10}$

Lists can be processed like arrays if the elements are stored in consecutive addresses. If the elements are queued or chained, however, the limitations of the instruction set are evident because

- Indexed addressing allows only an 8-bit fixed offset.
- No indirect addressing is available, except through register pairs or index registers.
- Addresses in register pairs or index registers can be used only to retrieve or store 8-bit data.


## Examples

1. Retrieve an address stored starting at the address in register pair HL. Place the retrieved address in HL.

| LD | $E,(H L)$ | ;GET LSE OF LINK |
| :--- | :--- | :--- |
| INC | $H L$ |  |
| LD | $D,(H L)$ | ;GET MSE OF LINK |
| EX | $D E, H L$ | ;REPLACE CURFENT POINTER WITH LINK: |

This procedure allows you to move from one element to a nother in a linked list.
2. Retrieve data from the address currently in memory locations INDIR and INDIR+1 and increase that address by 1 .

| LD | HL, (INDIR): GET POINTER FROM MEMORY |  |
| :--- | :--- | :--- |
| LD | $A,(H L)$ | ;GET DATA USING POINTER |
| INC: | HL | ;UPDATE POINTER BY 1 |
| LD | (INDIR), HL |  |

This procedure allows the use of the address in memory as a pointer to the next available location in a buffer.
3. Store an address from DE starting at the address currently in register pair HL. Increment HL by 2.

| LD | (HL), E | : STORE LSB OF POINTER |
| :--- | :--- | :--- |
| INC | $H L$ |  |
| LD | $(H L), D$ | ;STORE MSB OF POINTER |
| INC. | $H L$ | ; COMPLETE UPDATING OF HL |

This procedure allows building a list of addresses. Such a list could be used, for example, to write threaded code in which each routine concludes by transferring control to its successor. The list could also contain the starting addresses of a series of test procedures or tasks or the addresses of memory locations or I/O devices assigned by the operator to particular functions.

## GENERAL DATA STRUCTURES

Additional information on the following material can be found in the book Data Structures Using Pascal by A. Tenenbaum and M. Augenstein. ${ }^{11}$ There are several versions of this book by the same authors for different languages and computers.

More general data structures can be handled using the procedures for array manipulation, table lookup, and list processing that have been described earlier. The key limitations in the instruction set are the same ones mentioned in the discussion of list processing.

## Examples

1. Queues or linked lists. Assume there is a queue header consisting of the base address of the first element in memory locations HEAD and HEAD +1 . If there are no elements in the queue, HEAD and HEAD +1 both contain 0 . The first two locations in each element contain the base address of the next element or 0 if there is no next element.

- Add an element to the head of the queue. Assume that the element's base address is in DE.

| LD | HL, HEAD | ; Replace head, gaving old value |
| :---: | :---: | :---: |
| LD | A, (HL) | ; MOVE LESS SIGNIFICANT BYTES |
| LD | (HL), E |  |
| INC: | HL |  |
| LD | B, (HL) | ; MOVE MORE SIGNIFICANT EYTES |
| LD | (HL), D |  |
| LD | (DE), A | ; NEW HEAL POINTS to OLI HEAD |
| LD | A, B | ; INCLUDING MORE SIGNIFICANT BYTES |
| INE: | DE |  |
| LD | (DE), A |  |

- Remove an element from the head of the queue and set the Zero flag if no element is available. Place the base address of the element (or 0 if there is no element) in DE.


Since no instruction after OR E affects any flags, the final value of the Zero flag indicates whether the queue was empty.
2. Stacks. Assume there is a stack structure consisting of 8 -bit elements. The address of the next empty location is in addresses SPTR and SPTR +1 . The lowest address that the stack can occupy is LOW and the highest address is HIGH. Note that this software stack grows up in memory (toward higher addresses), whereas the Z80's hardware stack grows down (toward lower addresses).

- If the stack overflows, set the Carry flag and exit. Otherwise, store the accumulator in the stack and increase the stack pointer by 1 . Overflow means that the stack has expanded beyond its assigned area.

| LD | HL, (SPTR) | ; GET THE STACK POINTER |
| :---: | :---: | :---: |
| EX | DE, HL |  |
| LD | HL, $-(\mathrm{HIGH}+1)$ | ; CHECK FOR STACK QVERFLOW |
| ADD | HL, DE | ; SET CARRY IF STACK OVERFLOWS |
| IR | C. DONE | ; AND EXIT ON QVERFLIIW |
| EX | DE, HL | ;GET STACK POINTER BACK |
| LII | (HL), A | - STORE ACCUMLLLATOR IN STACK |
| INC: | HL | ; LIPDATE STACK POINTER |
| LD | (SPTR), HL |  |
| NOP |  |  |

- If the stack underflows, set the Carry flag and exit. Otherwise, decrease the stack pointer by 1 and load the accumulator from the stack. Underflow means that an attempt has been made to remove data from an empty stack.

| LD | HL, (SPTR) | ;GET THE STACK PQINTER |
| :---: | :---: | :---: |
| EX | DE, HL |  |
| LD | HL, - (LOW+1) | ; CHECK FOR STACK UNDERFLDW |
| ADD | HL, DE | - CLEAR CARRY IF STACK LINDERFLOWS |
| IR | NC, , DONE | ; AND EXIT ON UNDERFLOW |
| EX | DE, HL | ; GET STACK POINTER BACK |
| DEC: | HL | ; UFDATE STACK POINTER |
| LD | A, (HL.) | ; LOAL ACCIMMULATOR FROM STACK |
| LD | (SPTR), HL | ; RESTORE STACK POINTER |
| C.CF |  | : SET CARRY ON UNDERFLOW |

Both example programs utilize the fact that ADD HL affects only the Carry flag. Remember, ADD HL does not affect the Zero flag. Note also that DEC rp and INC rp do not affect any flags.

## PARAMETER PASSING TECHNIQUES

The most common ways to pass parameters on the Z 80 microprocessor are

1. In registers. Seven 8 -bit primary user registers (A, B, C, D, E, H, and L) are available, and the three register pairs ( $\mathrm{BC}, \mathrm{DE}$, and HL ) and two index registers (IX
and IY) may be used readily to pass addresses. This approach is adequate in simple cases, but it lacks generality and can handle only a limited number of parameters. The programmer must remember the normal uses of the registers in assigning parameters. In other words,

- The accumulator is the obvious place to put a single 8-bit parameter.
- Register pair HL is the obvious place to put a single address-length (16-bit) parameter.
- Register pair DE is a better place to put a second address-length parameter than register pair BC, because of the EX DE,HL instruction.
- An index register (IX or IY) is the obvious place to put the base address of a data structure when elements are available at fixed offsets.

This approach is reentrant as long as the interrupt service routines save and restore all the registers.
2. In an assigned area of memory. There are two ways to implement this approach. One is to place the base address of the assigned area in an index register. Then particular parameters may be accessed with fixed offsets. The problem here is that the Z80's indexing is extremely time-consuming. An alternative is to place the base address in HL. Then parameters must be retrieved in consecutive order, one byte at a time.

In either alternative, the calling routine must store the parameters in memory and load the starting address into the index register or HL before transferring control to the subroutine. This approach is general and can handle any number of parameters, but it requires a lot of management. If different areas of memory are assigned for each call or each routine, a unique stack is essentially created. If a common area of memory is used, reentrancy is lost. In this method, the programmer is responsible for assigning areas of memory, avoiding interference between routines, and saving and restoring the pointers required to resume routines after subroutine calls or interrupts.
3. In program memory immediately following the subroutine call. If this approach is used, remember the following:

- The base address of the memory area is at the top of the stack; that is, the base address is the normal return address, the location of the instruction immediately following the call. The base address can be moved to an index register by popping the stack with
PUP xy ; RETRIEVE BASE ADDRESS QF PARAMETEFS

Now access the parameters with fixed offsets from the index register. For example, the accumulator can be loaded with the first parameter by using the instruction

```
LD A, (xy+0) :MOVE FIRST PARAMETER TO A
```


## 48 Z8O ASSEMBLY LANGUAGE SUBROUTINES

- All parameters must be fixed for a given call, since the program memory is typically read-only.
- The subroutine must calculate the actual return address (the address immediately following the parameter area) and place it on top of the stack before executing a RET instruction.


## Example

Assume that subroutine SUBR requires an 8-bit parameter and a 16 -bit parameter. Show a main program that calls SUBR and contains the required parameters. Also show the initial part of the subroutine that retrieves the parameters, storing the 8 -bit item in the accumulator and the 16 -bit item in register pair HL, and places the correct return address at the top of the stack.

Subroutine call

| CALL | SURF' | \% EXECUTE SUBROUITINE |
| :---: | :---: | :---: |
| DEFB | PARE | ; B-BIT FARAMETER |
| DEFW | PAR16 | ; 16-BIT PARAMETER |
|  | next | cetion |

Subroutine
SUBR: FOF $x y$ POINT TO START OF PARAMETER AREA
LD A, $(x y+1)$;GET LSB OF 16 -EIT PARAMETER
LD E,A
LD A, $(x y+2)$; GET MSE OF 16 -BIT FARAMETER
$\operatorname{LD} \quad \mathbb{B}, A$
LD A, $(x y+0)$;GET 8 -BIT FARAMETER
LD BC, 3 ;UPDATE RETURN ADDRESS
ADD $x y, B C$
PUSH xy
-
. . . remainder of subroutine . . .
-
RET ;RETURN TO NEXT INETRULTION
The initial POP xy instruction loads the index register with the return address that CALL SUBR saved at the top of the stack. In fact, the return address does not contain an instruction; instead, it contains the first parameter (PAR8). The next instructions move the parameters to their respective registers. Finally, adding 3 to the return address and saving the sum in the stack makes the final RET instruction transfer control back to the instruction following the parameters.

This approach allows parameter lists of any length. However, obtaining the parameters from memory and adjusting the return address is awkward at best; it becomes a longer and slower process as the number of parameters increases.
4. In the stack. When using this approach, remember the following:

- CALL stores the return address at the top of the stack. The parameters that the calling routine placed in the stack begin at address ssss +2 , where ssss is the contents of the stack pointer. The 16 -bit return address occupies the top two locations of the stack, and the stack pointer itself always refers to the lowest occupied address, not the highest empty one.
- The subroutine can determine the value of the stack pointer (the location of the parameters) by (a) storing it in memory with LD (ADDR), SP or (b) using the sequence

```
LD HL,O MOVE STACK FOINTER TO HL
ADD HL,SP
```

This sequence places the stack pointer in register pair HL (the opposite of LD SP,HL). We can use an index register instead of HL if HL is reserved for other purposes.

- The calling program must place the parameters in the stack and assign space for the results before calling the subroutine. It must also remove the parameters from the stack (often referred to as cleaning the stack) afterward. Cleaning the stack is simple if the programmer always places the parameters above the empty area assigned to the results. Then the parameters can be removed, leaving the results at the top. The next example illustrates how this is done. An obvious alternative is for the results to replace some or all of the parameters.
- Stack locations can be allocated dynamically for results with the sequence

```
LD HL,-NRESLT :LEAVE FOOM FOR FESUILTS
ADD HL,\XiP
LD SP,HL
```

This sequence leaves NRESLT empty locations at the top of the stack as shown in Figure 1-8. Of course, if NRESLT is small, simply executing DEC SP NRESLT times will be faster and shorter. The same approaches can be used to provide stack locations for temporary storage.

## Example

Assume that subroutine $\operatorname{SUBR}$ requires an 8 -bit parameter and a 16-bit parameter, and that it produces two 8 -bit results. Show a call of SUBR, the placing of the parameters in the accumulator and register pair HL, and the cleaning of the stack after the return. Figure 1-9 shows the appearance of the stack initially, after the subroutine call, and at the end. Using the stack for parameters and results will generally keep the parameters at the top of the stack in the proper order. In this case, there is no need to save the parameters or assign space in the stack for the results (they will replace some or all of the original parameters). However, space must be assigned on the stack for temporary storage to maintain generality and reentrancy.

## Calling program

| LD | HL, -2 | ; LEAVE ROOM ON STACK FQR RESULT |
| :---: | :---: | :---: |
| ADD | HL, SP | ; A general way to anllist sp |
| LD | SP, HL |  |
| LD | HL, (PAR16) | : ORTAIN 16-BIT PARAMETER |
| FUSH | HL | M MOVE 16-BIT PARAMETER TO STALK |
| LD | A, (PARB) | ; OBTAIN 8-BIT FARAMETER |
| PUSH | AF | ; MOVE B-BIT FARAMETER TO STALK |
| INC. | SP | ; REMQVE EXTRANEDUS BYTE |
| CALL | SUBR | ; EXECUTE SUBROUTINE |
| LD | HL, 3 | ; CLEAN PARAMETERS FROM STACK |
| ADD | HL, $\mathrm{EP}^{\circ}$ |  |
| LD | SP, HL | ; RESULT IS NOW AT TOP OF STACK |

## Subroutine



The first three instructions of the calling program could be replaced with two DEC SP instructions, and the last three instructions with three INC SP instructions. Note that only 16 -bit register pairs can be moved to or from the stack. Remember, AF consists of the accumulator (MSB) and the flags (LSB).


No values are placed in the locations.
The initial contents of the stack pointer are ssss.
Figure 4-8. The stack before and after assigning NRESLT empty locations for results


Figure 1-9. The effect of a subroutine on the stack

## SIMPLE INPUT/OUTPUT

Simple input/ output can be performed using either 8-bit device (port) addresses or full 16-bit memory addresses. The advantages of device addresses are that they are short and provide a separate address space for I/O ports. The disadvantages are that only a few instructions (IN, OUT, and block I/O instructions) use device addresses. If, on the other hand, I/O devices occupy memory addresses, any instruction that references memory can also perform I/O. The problems with this approach are that it is non-standard, it makes it difficult for a reader to differentiate I/O transfers from memory transfers, and it requires that some memory address space be reserved for I/O devices.

## Examples

1. Load the accumulator from input port 2.
```
IN A,(2) ;READ FROM PORT 2
```

or

| LD | $C, 2$ | ;PUT PORT ADDRESS IN $C$ |
| :--- | :--- | :--- |
| IN | A, (C) | ;READ FROM FORT 2 |

## 52

The second alternative is longer but more flexible. The IN reg,(C) instruction allows the data to be obtained from any port and loaded into any register. On the other hand, IN A,(port) is limited to loading the accumulator from a fixed port address. The Sign and Zero flags can be set by IN reg,(C) for later testing, whereas IN A,(port) does not affect the flags.
2. Load the accumulator from the input port addressed by the contents of memory location IPORT.

| LD | $A_{\text {P }}$ (IPORT) | ; GET DEVICE (PORT) ALIDRESS |
| :--- | :--- | :--- |
| LD | C,A |  |
| IN | A, (C) | ; READ DATA FROM INPUT PORT |

The port address can be readily changed (by changing RAM location IPORT) to accommodate multiple input devices attached to a single CPU or to handle different device addresses used in different models, configurations, or computers.
3. Load the accumulator from the input port assigned to the memory address in HL.

LD A, (HL) ; READ DATA FROM INPUT PORT
Here the same input routine can obtain data from any memory address. Of course, that memory address is no longer available for normal use, thus reducing the actual memory capacity of the computer.
4. Store the accumulator in output port 6 .

```
OUIT (6),A ;WRITE DATA TO PORT G
```

or

| LD | $C, G$ | ;ACCESS FORT |
| :--- | :--- | :--- |
| OUT | (C), A | ; WRITE DATA TO FORT $G$ |

In the second alternative, the indirect port address can be changed easily to accommodate a different set of I/O ports or variable I/O devices.
5. Store the accumulator in the output port addressed by the contents of memory location OPORT.

```
LD HL,OPORT ;OBTAIN FORT ALIDRESS
LD C,(HL)
OUT (C.,A ;SEND DATA TO OUTFUT PORT
```

Here the port address is a variable.
6. Store the accumulator in the output port assigned to the memory address in HL.

```
LD (HL),A ; SEND DATA TO OUITFUT PORT
```

Here the same output routine can send data to any memory address.
7. Set the Zero flag if bit 5 of port $D 4_{16}$ is 0 .

```
IN A,(OD4H) ;READ DATA FROM PORT [14
BIT 5,A ;TEST BIT 5
```

If the bit position to be tested is 0,6 , or 7 , a shift or AND A instruction can be used to test it.
8. Load the Carry flag from bit 7 of the input port assigned to memory address $33 \mathrm{~A} 5_{16}$.

| $\operatorname{LD}$ | A, (33ASH) |
| :--- | :--- |
| ; OBTAIN DATA |  |
| ;MOVE SIGN BIT TO CARFY |  |

or

```
LD HL, (33A5H)
```

RL (HL) ;MOVE SIGN BIT OF INPUT DATA TO CARRY

RL(HL) could have unpredictable side effects, since it will attempt to store its result back in the input port. Although the port is addressed as a memory location, it may not be writable (that is, it might act like a ROM location). For example, it could be attached to a set of switches that the microprocessor obviously cannot change.
9. Set bit 5 of output port $\mathrm{A} 5_{16}$.

| LD | A,OO100000B | ;SET BIT 5 TO 1 |
| :--- | :--- | :--- |
| OUT | (OASH), A | ;MOVE THE BIT TO PORT AS |

To leave the other bits of port $\mathrm{A} 5_{16}$ unchanged, a copy of the data in RAM is needed. Then the following sequence will set bit 5 to 1 .

| LD | A, (COPY) | ;GET COPY OF DATA |
| :--- | :--- | :--- |
| SET | $5, A$ | SET BIT 5 |
| OUT | (OASH), A | ;UPDATE OUTPUT DATA |
| LD | (COPY),A | ;UPDATE COPY OF DATA |

Note that the CPU cannot generally read an output port, and the input port with the same device address is not necessarily the same physical location.
10. Clear bit 3 of the output port assigned to memory address $\mathrm{B} 070_{16}$.

```
LD HL, OBO7OH
RES 3,(HL) ;CLEAR BIT 3
```

Even though the output port is addressed as a memory location, it may not be readable. If it is not, the overall effect of RES $3,(\mathrm{HL})$ will be uncertain; the instruction will surely clear bit 3 , but it will assign the other bits of the port the values supposedly obtained by reading from them. These values are generally arbitrary unless the port is
latched and buffered. Saving a copy of the data in RAM location TEMP removes the uncertainty. Now bit 3 can be cleared with the sequence

```
LD HL,TEMP
LD DE, BO7OH
```

RES 3 , (HL) ;SET BIT 3 OF COPY
LDI :SET BIT 3 OF OUITFUT DATA ALSO

## Block Input and Output Instructions

The Z80 has special instructions that combine input or output with counting and updating of a memory pointer. These so-called block I/O instructions work much like the block move and block compare instructions discussed earlier. All block I/O instructions move data either from memory to an output port or from an input port to memory (without involving the accumulator), update (either increment or decrement) the memory pointer in register pair HL, and decrement the counter in register B. Note that block I/O instructions use an 8 -bit byte counter in register B , whereas block move and block compare instructions use a 16 -bit counter in BC. In block I/O instructions, register C always contains the device address. The only meaningful flag is the Zero flag; it is set to 1 if the instruction decrements B to 0 , and to 0 otherwise.

Repeated block I/O instructions continue transferring data, updating HL, and decrementing B until B is decremented to 0 . The drawback here is that continuous data transfers make sense only if the I/O device operates at the same speed as the processor. Obviously, most I/O devices operate much more slowly than the processor, and the programmer must introduce a delay between transfers. For example, the processor cannot transfer a block of data to or from a keyboard, printer, video display, or magnetic tape unit without waiting between characters. Thus, repeated block I/O instructions are useful only to transfer data to devices that operate at processor speed, such as a buffer memory or a peripheral chip.

The Z80's block I/O instructions are the following:

- INI (IND) moves a byte of data from the port address in C to the memory address in HL, increments (decrements) HL, and decrements B.
- INIR (INDR) repeats INI (IND) until B is decremented to 0 .
- OUTI (OUTD) moves a byte of data from the memory address in HL to the port address in C , increments (decrements) HL , and decrements B .
- OTIR (OTDR) repeats OUTI (OUTD) until B is decremented to 0 .

Note that block I/O instructions reserve B, C, and HL, but not DE. These instructions also change all the flags except Carry, although only the Zero flag is meaningful.

## Examples

1. Move a byte of data from memory address ADDR to output port OPORT.
```
LD B,1 ;NLINEER OF EYTEG = 1
LD C,OPORT ;PORT ADDRESS = OPORT
LD HL,ADLR ; INITIALIZE MEMORY FOINTER
QUIT I
;MOVE A BYTE OF DATA
```

Obviously, the overhead of loading the registers makes it uneconomical to use OUTI to send a single byte of data.
2. Move two bytes of data from input port IPORT to memory addresses ADDR and ADDR +1 . Use subroutine DELAY to wait before each transfer; assume that DELAY provides the proper time interval without affecting any registers.

INBYT:

| LD | R, 2 |
| :--- | :--- |
| LD | C, IPORT |
| LD | HL, ADDR |
| CALL | DELAY |
| INI |  |
| IR | NZ, INBYT |

; NIIMEER DF EYTES $=2$
; PORT ADDRESS = IPORT ; INITIALIZE MEMORY PGINTER ; WAIT EEFDFE EACH INFUT BYTE ;READ A BYTE AND UPDATE

The Zero flag indicates whether the counter in B has been decremented to 0 . Not only does INI transfer the data directly into memory, but it also increments HL and decrements B.
3. Move ten bytes of data from memory addresses starting with ADDR to output port OPORT. Use subroutine DELAY to wait between bytes.

| QUTBYT: | LD | B, 10 | ; NLIMBER OF BYTES $=10$ |
| :---: | :---: | :---: | :---: |
|  | LD | C. OPORT | ; PORT ADDFESS $=$ OPGRT |
|  | LD | HL, ADDR | ; INITIALIZE MEMORY FOINTER |
|  | OUIT I |  | ; WRITE A BYTE AND LIPDATE |
|  | C.ALL | DELAY | ; WAIT BETWEEN BYTES |
|  | JIR | NZ, OUITBYT |  |

We cannot use the repeated block output instruction OTIR, since it does not allow a delay between bytes.
4. Move 30 bytes of data from an input buffer addressed through input port IPORT to memory addresses starting with ADDR. Assume that the processor can read successive bytes of data from the buffer without waiting.

```
LD B,30 ;NUMBER OF BYTES = 30
LD C.IPORT ;PORT ADDRESS = IPORT
LD HL,ADDR ;INITIALIZE MEMORY FOINTER
INIR ;READ A BLOCK OF DATA
```

This sequence does not allow any programmed delay between input operations, so it makes sense only if the input device operates at the same speed as the processor.

## LOGICAL AND PHYSICAL DEVICES

One way to allow references to $\mathrm{I} / \mathrm{O}$ devices by number is to use an $\mathrm{I} / \mathrm{O}$ device table. An I/O device table assigns the actual I/O addresses (physical devices) to the device numbers (logical devices) to which a program refers. A systems program then uses the table to convert the device numbers into actual I/O addresses.

The same applications program can be made to utilize different $\mathrm{I} / \mathrm{O}$ devices by making the appropriate changes in the I/O device table. A program written in a high-level language may, for example, refer to input device \#2 and output device \#5. For testing purposes, an operator may assign devices \#2 and \#5 to be the input and output ports, respectively, of his or her console. For normal stand-alone operation, the operator may assign device \#2 to be an analog input unit and device \#5 the system printer. For operation by remote control, the operator may assign devices \#2 and \#5 to be communications units used for input and output.

This distinction between logical and physical devices can be implemented by using the instructions IN reg,(C) and OUT (C),reg. If a device table starting in address IOTBL and consisting of 8-bit device addresses is used, input and output are generalized as follows:

- Load the accumulator from a fixed device number DNUM.

| LD | A, (IOTEL+DNUM) | :GET DEVICE ADDRESS |
| :--- | :--- | :--- |
| LD | C, A | IN |
| IN | A, (C) | OBTAIN IATA FROM DEVICE |

- Load the accumulator from the device number in memory location DEVNO.

| LD | A, (DEVNO) | ;GET DEVICE NUMEER |
| :--- | :--- | :--- |
| LD | L, A | ;MAKE DEVICE NUMBER INTO INDEX |
| LD | $H, O$ |  |
| LD | DE, IOTBL | ;GET BASE ADDRESS OF DEVICE TABLE |
| ADD | $H L, D E$ | ;ACCESS ACTUAL DEVICE ADDRESS |
| LD | $C,(H L)$ | ;OBTAIN DEVICE ADDRESS |
| IN | $A,(C)$ | ;OBTAIN DATA FROM DEVICE |

- Store the accumulator in a fixed device number DNUM.

| LD | HL, IOTBL+DNUM | ;GET DEVICE ADDRESS |
| :--- | :--- | :--- |
| LD | $C,(H L)$ | ; SEND DATA TO DEVIEE |

- Store the accumulator in the device number in memory location DEVNO.

| LD | $B, A$ |
| :--- | :--- |
| $L D$ | $A,(D E V N O)$ |
| $L D$ | $L, A$ |
| $L D$ | $H, O$ |
| LD | DE, IOTEL |
| $A D D$ | $H L, D E$ |
| $L D$ | $C,(H L)$ |
| OUT | $(C), B$ |

```
; GAVE OUITFUT DATA
;GET DEVICE NLMBER
;MAKE DEVICE NUMBEF INTO INDEX
;GET EASE AIIRESS GF DEVICE TAELE
;ACCESS ACTUAL DEVICE ALIDRESS
;OBTAIN DEVICE ALIDRESS
; SEND IATA TO LIEVILE
```

In real applications (see Chapter 10), the device table generally contains the starting addresses of I/O subroutines (drivers) rather than actual device addresses.

## STATUS AND CONTROL

Status and control signals can be handled like any other data. The only special problem is that the processor cannot ordinarily read output ports. To know the current contents of an output port, retain a copy in RAM of the data stored there.

## Examples

1. Branch to address DEST if bit 3 of input port 6 is 1 .
```
IN A,(6) ;READ STATUS FROM FORT G
BIT 3,A ;TEST BIT 3
UR NZ,DEST ;BRANCH IF BIT 3 IS 1
```

2. Branch to address DEST if bits 4,5 , and 6 of input port STAT are 5 ( 101 binary).

| IN | A, (STAT) | ;READ STATUS |
| :--- | :--- | :--- |
| AND | $01110000 B$ | ;MASK OFF BITS 4,5, ANL 6 |
| CP | $01010000 B$ | ;IS STATUS FIELD $=5 ?$ |
| IR | $Z, D E S T$ | ;YES, BRANCH TO DEST |

3. Set bit 5 of output port CNTL to 1 . Assume that a copy of the data is in a table starting at address OUTP.

| LD | HL, OUTP + CNTL | ;GET COPY OF DATA |
| :--- | :--- | :--- |
| LD | A, (HL) |  |
| OR | OO10OOOOB | ;SET EIT 5 OF PGRT |
| OUT | (CNTL),A | ;SENI DATA TO OUTPUT PORT |
| LD | (HL),A | ;UPDATE COPY OF DATA |

Update the copy every time the data is changed.
4. Set bits 2, 3, and 4 of output port CNTL to 6 ( 110 binary). Assume that a copy of the data is in a table starting at address OUTP.

| LD | HL, OUITP+CNTL | ;GET COFY OF DATA |
| :--- | :--- | :--- |
| LD | A, (HL) |  |
| AND | $11100011 B$ | ;CLEAR BITS 2, 3, ANL 4 |
| OR | OOO110OOB | ;SET CONTROL FIELD TO 6 |
| OUT | (CNTL), A | ;SEND DATA TO OUTFUT PORT |
| LD | (HL),A | ;UPDATE COPY OF DATA |

Retaining copies of the data in memory (or using the values stored in a latched, buffered output port) allows changing part of the data without affecting other parts that may have unrelated meanings. For example, changing the state of one indicator
light (such as a light that indicated remote operation) will not affect other indicator lights attached to the same port. Similarly, changing one control line (for example, a line that determined whether an object was moving in the positive or negative X-direction) would not affect other control lines attached to the same port.
5. Branch to address DEST if bit 7 of input port IPORT is 0 .

| LD | C, IPORT | ;ESTABLISH PORT ADLRESS |
| :--- | :--- | :--- | :--- | :--- |
| IN | A, (C) | ;READ DATA FROM PORT |
| IF | $Z$, DEST | ;BRANCH IF INFUT BIT 7 IS 0 |

The instruction IN reg,(C) affects the Sign and Zero flags, whereas IN A,(port) does not.

## PERIPHERAL CHIPS

The most common peripheral chips in Z80-based computers are the PIO (Parallel Input/Output device), SIO (Serial Input/Output device), and CTC (Clock/Timer Circuit). All these devices can perform many functions, much as the microprocessor itself can. Of course, peripheral chips perform fewer different functions than processors, and the range of functions is much more limited. The idea behind programmable peripheral chips is that each chip contains many useful circuits; the designer selects the one he or she wants to use by storing arbitrary codes in control registers, much like selecting circuits from a designer's casebook by specifying arbitrary page numbers or other designations. The advantages of programmable chips are that a single board containing such devices can handle many applications, and changes or corrections can be made by changing selection codes rather than by redesigning circuit boards. The disadvantages of programmable chips are the lack of standards and the difficulty of learning and explaining how specific chips operate.

Chapter 10 contains typical initialization routines for the PIO, SIO, and CTC devices. (The PIO and CTC are discussed in detail in the Osborne $4 \& 8$-Bit Microprocessor Handbook. ${ }^{12}$ ) We will provide only a brief overview of the PIO device here, since it is the most widely used. Bas and Kaynak describe a typical industrial application using a PIO. ${ }^{13}$

## PIO (Parallel Input/Output Device) General Description

The PIO contains two 8-bit ports, A and B. Each port contains

- An 8-bit output register.
- An 8-bit input register.
- A 2-bit mode control register, which indicates whether the port is in an output, input, bidirectional, or control mode.
- An 8-bit input/ output control register, which determines whether the corresponding data pins are inputs (1) or outputs (0) in the control mode.
- Two control lines (STB and RDY) that can be used for handshaking signals (the contents of the mode control register determine how these lines operate).
- An interrupt enable bit.
- A 2-bit mask control register (used only in the control mode) that determines the active polarity of the inputs and whether they will be logically ANDed or ORed to form an interrupt signal.
- An 8-bit mask register (used only in the control mode) that determines which port lines will be monitored to form the interrupt signal.
- An 8-bit vector address register used with the interrupt system.

Here, the important points are the input and output registers, the mode control register, the input/output control register, and the control lines. The interrupt-related features of the PIO are discussed in Z80 Assembly Language Programming. ${ }^{14}$

The meanings of the bits in the various control and mask registers are related to the underlying hardware and are entirely arbitrary as far as the programmer is concerned. Tables are provided here and in Appendix B for looking them up.

Each PIO occupies four input port addresses and four output port addresses. The B/A SEL (Port B or A select) and C/D SEL (Control or Data select) lines choose one of the four ports as described in Table 1-10. Most often, designers attach address line $\mathrm{A}_{0}$ to $\mathrm{B} / \mathrm{A}$ SEL and $\mathrm{A}_{1}$ to C/D SEL. The PIO then occupies the four consecutive port addresses given in the last column of Table 1-10.

Clearly, there are far more internal control registers than there are port addresses available. In fact, all the control registers for each port occupy one address determined

Table 1-10. PIO Addresses

| Control or <br> Data select | Port B or A <br> Select | Register <br> Addressed | Port Address (Starting <br> with PIOADD) |
| :---: | :---: | :---: | :--- |
| 0 | 0 | Data Register A | PIOADD |
| 0 | 1 | Data Register B | PIOADD+1 |
| 1 | 0 | Control A | PIOADD+2 |
| 1 | 1 | Control B | PIOADD+3 |
| The port addresses assume that C/D SEL is tied to A A and B/A SEL to A ${ }_{0}$ |  |  |  |

Table 1-11. Addressing of PIO Control Registers

| Register | Addressing |
| :--- | :--- |
| Mode Control | $\mathrm{D}_{3}=\mathrm{D}_{2}=\mathrm{D}_{1}=\mathrm{D}_{0}=1$ |
| Input/Output Control | Next byte after port placed in mode 3 |
| Mask Control Register | $\mathrm{D}_{3}=0, \mathrm{D}_{2}=\mathrm{D}_{1}=\mathrm{D}_{0}=1$ |
| Interrupt Mask Register | Next byte after mask control register accessed with $\mathrm{D}_{4}=1$ |
| Interrupt Enable | $\mathrm{D}_{3}=\mathrm{D}_{2}=0, \mathrm{D}_{1}=\mathrm{D}_{0}=1$ |
| Interrupt Vector | $\mathrm{D}_{0}=1$ |

by the C/D SEL connection. Thus, some of the data bits sent to a control register are actually used for addressing. Note the following situations (see Table 1-11):

- If $\mathrm{D}_{0}=0$, the remaining data bits are loaded into the interrupt vector register.
- If $D_{3}=0$ and $D_{2}=D_{1}=D_{0}=1$, the remaining data bits are loaded into the mask control register. If $\mathrm{D}_{4}=1$, the next control byte is loaded into the interrupt mask register. Interrupts can be enabled ( $D_{7}=1$ ) or disabled ( $D_{7}=0$ ) with $D_{3}=D_{2}=0$, $\mathrm{D}_{1}=\mathrm{D}_{0}=1$.
- If $D_{3}, D_{2}, D_{1}$, and $D_{0}$ are all 1's, the remaining data bits are loaded into the mode control register. If $\mathrm{D}_{7}=\mathrm{D}_{6}=1$ (that is, the port has been placed in the control mode), the next control byte is loaded into the input/output control register.

This sharing of an external address means

- The programmer must be careful to specify the proper addresses, data values, and order of operations. The actual destination of an OUT instruction directed to a PIO control address depends on the data value and may also depend on the OUT instruction that preceded it.
- The programmer should document the PIO initialization in detail. The device is complex, and a reader cannot be expected to understand the initializing sequence.

The control registers of the PIO are usually initialized only in an overall startup routine. Other routines typically refer only to the PIO input and output registers. Since all of its control registers share a port address, a repeated block output instruction (OTIR or OTDR) can be used to initialize a PIO. No timing problem occurs, since the PIO operates at the same speed as the CPU. Chapter 10 contains an example showing the use of repeated block output instructions to initialize PIOs and other peripheral chips.

## PIO Operating Modes

A startup program selects the operating mode of a PIO port by writing a control byte to the PIO in the form shown in Figure 1-10. The lower table in Figure 1-10 describes the operating modes and their associated control bytes. Note that only bits 6 $\left(\mathrm{M}_{0}\right)$ and $7\left(\mathrm{M}_{1}\right)$ affect the operating mode; bits 4 and 5 are not used and bits 0 through 3 are used for addressing. When power is turned on, the PIO comes up in mode 1 (input). The modes may be summarized as follows:

- Mode 0 - Output (bit $7=$ bit $6=0$ )

Writing data into the port's output register latches the data and causes it to appear on the port's data bus. The Ready (RDY) line goes high to indicate Data Ready; it remains high until the peripheral sends a rising edge (a 0 -to-1 or low-to-high transition) on the Strobe (STB) line to indicate Data Accepted or Device Ready. The rising edge of STB causes an interrupt if the interrupt is enabled.

- Mode 1 - Input (bit $7=0$, bit $6=1$ )

The peripheral latches data into the port's input register using the Strobe signal. The rising edge of STB causes an interrupt (if enabled) and deactivates RDY (makes it 0). When the CPU reads the data, RDY goes high to indicate Data Accepted or Input Register Empty. Note that the peripheral can strobe data into the register regardless of the state of RDY. The programmer is therefore responsible for guarding against overrun (new data being placed in the register before the CPU has read the old data).


Fgure 1-10. Mode control for the Z80 PIO

- Mode 2 - Bidirectional (bit $7=1$, bit $6=0$ )

Since this mode uses all four handshake lines, it is allowed only on port A . The port A RDY and STB signals are used for output control and the port B RDY and STB signals are used for input control. The only difference between this mode and a combination of modes 0 and 1 is that data from the port A Output register is enabled onto the port's data bus only when A STB is active. This allows the port A bus to be used bidirectionally under the control of A STB (Output Data Request) and B STB (Input Data Available). Note that operations on input register A govern port B's control signals in this mode.

- Mode 3-Control (bit $7=1$, bit $6=1$ )

This mode does not use the RDY and STB signals. It is intended for status and control applications in which each bit has an individual meaning. When mode 3 is selected, the next control byte sent to the PIO defines the directions of the port's bus lines. A 1 in a bit position makes the corresponding bus line an input, whereas a 0 makes it an output.

Note the following features of the PIO's operating modes:

- In modes 0,1 , and 2 , the peripheral indicates Data Ready, Device Ready, or Data Accepted with a rising edge on the STB line. This edge also causes an interrupt if the interrupt is enabled.
- In modes 0,1 , and 2, the PIO indicates Data Ready, Input Buffer Empty, or Data Accepted by sending RDY high. This signal remains high until the next rising edge on STB.
- The bidirectional mode (mode 2) applies only to port A, and port B must be placed in mode 3 (control) since all the handshaking lines are already committed.
- The input/output control register is used only in the control mode (mode 3). Otherwise, the entire 8 -bit port is used for either input or output.
- There is no way for the processor to determine if a pulse has occurred on STB if interrupts are not being used. The PIO is designed for use in interrupt-driven systems rather than in programmed I/O systems. STB should be tied low if it is not being used.
- The processor cannot control the RDY lines directly. The RDY line on a port goes high when data is transferred to or from the port and goes low on the rising edge of STB.
- The contents of the output register can be read if the port is in the output or bidirectional mode. If the port is in the control mode, the output register data from the lines assigned as outputs can be read. The contents of control registers cannot be read. If a program needs to know their contents, it must save copies in RAM of the values stored there.
- If the RDY output is tied to the STB input on a port in the output mode, RDY will go high for one clock period after each output operation. This brief pulse can be used to multiplex displays.


## PIO Initialization

When power is turned on, the PIO comes up in the input mode with all interrupts disabled and inhibited and control signals deactivated (low). The steps in initializing a PIO port are

- Select the operating mode by writing the appropriate control byte into the mode control register. Interrupt control as well as I/O mode information may have to be sent.
- If in mode 3, establish the directions of the I/O pins by writing a control byte into the input/output control register. This byte must follow the control byte that selected mode 3.


## Examples

1. Make port B output.
```
LD A,OOOO1111B ; MAKE PORT B OUITFIIT
GUT (PIOCRB),A
```

Bits 0 through 3 of the control byte are all I's to address the mode control register. Bits 6 and 7 are both 0 's to put the port in the output mode. Bits 4 and 5 are not used.
2. Make port A input.

```
LD A,01001111B ;MAKE PORT A INFIIT
OUT (FIOCRA), A
```

Bit $7=0$ and bit $6=1$ to put the port in the input mode.
3. Make port A bidirectional.

```
LI A,10001111B ;MAKE POFT A EIDIFECTIONAL
OUT (FIOCRA),A
```

Bit $7=1$ and bit $6=0$ to put the port in the bidirectional mode. Remember that only port A can be operated in the bidirectional mode, and that port B must then be operated in the control mode.
4. Make port A control with all lines inputs.

| LD | A, 11001111B | ; MAKE PORT A CONTROL |
| :--- | :--- | :--- |
| OUIT | (PIOCRA), A |  |
| LD | A, 11111111B | ;ALL BITS INPUTS |
| OUT | (PIOCRA),A |  |

The first OUT instruction puts port A in the control mode, since bits 6 and 7 are both 1. The second OUT operation to the same address loads a different register (the
input/output control register). A 0 in a bit position of that register makes the corresponding pin an output, while a 1 makes it an input. The polarity here is arbitrary, and many bidirectional devices use the opposite convention.
5. Make port B control with all lines outputs.

```
LD A,11001111B ;MAKE PORT E CONTROL
OUT (PIOCRB),A
SUB A
OUIT (PIOCRB),A
* ALL BITS OUTPUTS
```

The second byte is directed automatically to the input/output control register if the first byte puts the port in the control mode.
6. Make port A control with lines 1,5 , and 6 inputs and lines $0,2,3,4$, and 7 outputs.

| LD | A, 11001111 B | ; MAKE PORT A CONTROL |
| :---: | :---: | :---: |
| OUT | (PIOCRA), A |  |
| LD | A,011000108 | ; 1,5,6 IN--0,2,3,4,7 OIIT |

## INTERRUPT SERVICE ROUTINES

More information on material in this section can be found in the book Practical Microcomputer Programming: The Z80 by W.J. Weller, Chapter 16.

Z80 interrupt systems may operate in any of three modes. ${ }^{15}$ In all three modes, the processor responds to an interrupt by executing a CALL or RST instruction which transfers control to a specific memory address and saves the current program counter at the top of the stack. Table 1-12 lists the destination addresses for the RST instructions and the non-maskable interrupt. No other registers (besides the program counter) are saved automatically.

There are two common approaches to saving registers:

- If there is only a single level of interrupts, primary registers may be saved in the alternate set. The service routine begins with

```
EX AF,AF* ;SAVE PRIMARY REGISTERS IN ALTERNATES
EXX
```

The EXX instruction exchanges registers $\mathrm{B}, \mathrm{C}, \mathrm{D}, \mathrm{E}, \mathrm{H}$, and L with their primed equivalents. The service routine must end by restoring the original primary registers with
EXX AF,AF. ;RESTORE ORIGINAL PRIMARY REGISTERS

This approach assumes that the alternate (primed) registers are reserved for use in interrupt service routines.

Table 1-12. Destination Addresses for RST (Restart) Instructions and the Non-Maskable Interrupt

| RST Instruction <br> (Mnemonic) | Operation Code <br> (Hex) | Destination Address |  |
| :--- | :---: | :---: | :---: |
|  |  | (Hex) | (Decimal) |
| RST 0 | C7 | 0000 | 0 |
| RST 8 | CF | 0008 | 08 |
| RST 10H | D7 | 0010 | 16 |
| RST 18H | DF | 0018 | 24 |
| RST 20H | E7 | 0020 | 32 |
| RST 28H | EF | 0028 | 40 |
| RST 30H | F7 | 0030 | 48 |
| RST 38H | FF | 0038 | 56 |
| Non-maskable |  |  |  |
| interrupt |  |  |  |

- If there are several levels of interrupts, each service routine must save all registers that it uses in the stack. Since the Z80 has so many registers, most programmers keep their service routines simple so that they must save only a few registers. Otherwise, the overhead involved in servicing interrupts (sometimes called the interrupt latency) becomes excessive. A typical sequence for saving the primary registers in the stack is

```
PUSH AF ;SAVE REGISTERS
PUSH EC
FUSH DE
FUSH HL
```

The opposite sequence restores the primary registers.

| POF | $H L$ | ;RESTORE REGISTERS |
| :--- | :--- | :--- |
| POF | DE |  |
| POF | BL |  |
| POF | $A F$ |  |

Interrupts must be reenabled explicitly with EI immediately before the RET instruction that terminates the service routine. The EI instruction delays the actual enabling of interrupts for one instruction cycle to avoid unnecessary stacking of return addresses (that is, an RET instruction can remove the return address from the stack before a pending interrupt is recognized).

You must be careful to save any write-only registers that may have to be restored at the end of the routine. For example, the PIO's control registers are all write-only, and
many external priority registers are also write-only. Copies of such registers must be saved in RAM and restored from the stack. A typical example is

```
FUBH AF ;SAVE REGISTEFS
PUSH EC
PUSH DE
PISH HL
LII A,(FRTY) ; SAVE OLI PRIGRITY
PUSH AF
LD A,NPRTY ;GET NEW PRIORITY
OUIT PPORT ;PLACE IT IN EXTERNAL PRIORITY REGISTER
LD (PRTY),A ;SAVE COPY OF NEW PRIGRITY IN RAM
```

The restoration procedure must recover the previous priority as well as the original contents of the registers.

```
FOP AF ;RESTORE OLD FRIORITY
OUT FPORT ; FLACE IT IN EXTERNAL PRIORITY REGISTER
LD (PRTY),A ; SAVE COPY OF PRIORITY IN RAM
FOF HL ;RESTORE REGISTEFS
POF DE
POF ELC
PGF AF
```

To achieve general reentrancy, the stack must be used for all temporary storage beyond that provided by the registers. As noted in the discussion of parameter passing, space is assigned on the stack (NPARAM bytes) with the sequence

```
LD HL,-NPARAM ;ASSIGN NFARAM EMFTY EYTES
ADD HL,SP
LII SP,HL
```

Later, of course, the temporary storage area is discarded with the sequence

| LD | $H L, N F A R A M$ |
| :--- | :--- |
| ALID | $H L, S P$ |
| LII | $S P, H L$ |$\quad$;REMOVE NFARAM BYTES FROM STACK

If NPARAM is small, save execution time and memory by replacing these sequences with NPARAM DEC SP or INC SP instructions. Chapter 11 contains examples of simple interrupt service routines.

Interrupt service routines that are based on signals from Z80 peripheral chips (PIOs, SIOs, or CTCs) or that utilize the non-maskable input require special terminating instructions. These special instructions restore the program counter from the top of the stack just like the normal RET. The RETI (return from interrupt) instruction also signals the peripheral chips that the service routine has been completed, thus unblocking lower priority interrupts. The RETN (return from non-maskable interrupt) instruction also restores the interrupt enable logic, thus reenabling interrupts if (and only if) they were enabled when the non-maskable interrupt occurred.

## MAKING PROGRAMS RUN FASTER

More information on material in this section can be found in an article by T. Dollhoff, "Microprocessor Software: How to Optimize Timing and Memory Usage. Part Four: Techniques for the Zilog Z80," Digital Design, February 1977, pp. 44-45.

In general, programs can be made to run substantially faster only by first determining where they spend their time. This requires determining which loops (other than delay routines) the processor is executing most often. Reducing the execution time of a frequently executed loop will have a major effect because of the multiplying factor. It is thus critical to determine how often instructions are being executed and to work on loops in the order of their frequency of execution.

Once it is determined which loops the processor executes most frequently, reduce their execution time with the following techniques:

- Eliminate redundant operations. These may include a constant that is being added during each iteration or a special case that is being tested repeatedly. Another example is a constant value or a memory address that is being fetched from memory each time rather than being stored in a register or register pair.
- Reorganize the loop to reduce the number of jump instructions. You can often eliminate branches by changing the initial conditions, inverting the order of operations, or combining operations. In particular, you may find it helpful to initialize everything one step back, thus making the first iteration the same as all the others. Inverting the order of operations can be helpful if numerical comparisons are involved, since the equality case may not have to be handled separately. Reorganization may also combine condition checking inside the loop with the overall loop control.
- Use in-line code rather than subroutines. This will save at least a CALL and RET.
- Use the stack rather than specific memory addresses for temporary storage. Remember that EX HL,(SP) exchanges the top of the stack with register pair HL and thus can serve to both restore an old value and save the current one.
- Assign registers to take maximum advantage of such specialized instructions as LD HL,(ADDR); LD (ADDR),HL; EX DE, HL; EX HL,(SP); DJNZ; and the block move, compare, and I/O instructions. Thus it is preferable to always use B or BC for a counter, HL for an indirect address, and DE for another indirect address if needed.
- Use the block move, block compare, and block I/O instructions to handle blocks of data. These instructions can replace an entire program sequence, since they combine counting and updating of pointers with the actual data manipulation or transfer operations. Note, in particular, that the block move and block I/O instructions transfer data to or from memory without using the accumulator.
- Use the 16 -bit instructions whenever possible to manipulate 16 -bit data. These instructions are ADC, ADD, DEC, EX, INC, LD, POP, PUSH, and SBC.
- Use instructions that operate directly on data in user registers or in memory to avoid having to save and restore the accumulator, HL, or an index register. These instructions include DEC, EX, INC, LD, POP, PUSH, and the bit manipulation and shift instructions.
- Minimize the use of the index registers, since they always require extra execution time and memory. The index registers are generally used only as backups to HL and in handling data structures that involve many fixed offsets.
- Minimize the use of special Z80 instructions that require a 2-byte operation code. These always require extra execution time and memory. Examples are BIT, RES, SET, SLA, SRA, and SRL, as well as some load instructions such as LD DE,(ADDR), LD (ADDR), BC, and LD SP,(ADDR).
- Take advantage of specialized short instructions such as the accumulator shifts (RLA, RLCA, RRA, and RRCA) and DJNZ.
- Use absolute jumps (JP) rather than relative jumps (JR). The absolute jumps take less time if a branch actually occurs.
- Organize sequences of conditional jumps to minimize average execution time. Branches that are often taken should come before ones that are seldom taken, for example, checking for a result being negative (true $50 \%$ of the time if the value is random) before checking for it to be zero (true less than $1 \%$ of the time if the value is random).
- Test for conditions under which a sequence has no effect and branch around it if the conditions hold. This will be profitable if the sequence is long, and it frequently does not change the result. A typical example is the propagation of carries through higher order bytes. If a carry seldom occurs, it will be faster on the average to test for it rather than simply propagate a 0 .

A general way to reduce execution time is to replace long sequences of instructions with tables. A single table lookup can perform the same operation as a sequence of instructions if there are no special exits or program logic involved. The cost is extra memory, but that may be justified if the memory is available. If enough memory is available, a lookup table may be a reasonable approach even if many of its entries are repetitive-that is, even if many inputs produce the same output. In addition to its speed, table lookup is also general, easy to program, and easy to change.

## MAKING PROGRAMS USE LESS MEMORY

Only by identifying common instruction sequences and replacing those sequences with subroutine calls can a program be made to use significantly less memory. The result is a single copy of each sequence; the cost is the extra execution time of the

CALL and RET instructions. The more instructions placed in subroutines, the more memory is saved. Of course, such subroutines are typically not general and may be difficult to understand or use. Some sequences may even be available in a monitor or other systems program. Then those sequences can be replaced with calls to the systems program as long as the return is handled properly.

Some methods that reduce execution time also reduce memory usage. In particular, eliminating redundant operations, reorganizing loops, using the stack, organizing the use of registers, using the 16-bit registers, using block instructions and short forms, operating directly on memory or registers, and minimizing the use of the index registers and special Z80 instructions reduce both memory usage and execution time. Of course, using in-line code rather than loops and subroutines reduces execution time but increases memory usage. Absolute and relative jumps represent a minor tradeoff between memory and execution time; absolute jumps are faster (if a branch occurs) but use more memory.

Lookup tables generally use extra memory but save execution time. Some ways to reduce their memory requirements are to eliminate intermediate values and interpolate the results, eliminate redundant values with special tests, and reduce the range of input values. ${ }^{16,17}$ Often a few prior tests or restrictions will greatly reduce the size of the required table.

## REFERENCES

1. Weller, W.J., Practical Microcomputer Programming: The Z80, Evanston, Ill.: Northern Technology Books, 1979.
2. Fisher, W.P., "Microprocessor Assembly Language Draft Standard," IEEE Computer, December 1979, pp. 96-109. Further discussions of the draft standard appear on pp. 79-80 of IEEE Computer, April 1980 and on pp. 8-9 of IEEE Computer, May 1981. See also Duncan, F.G., "Level-Independent Notation for Microcomputer Programs," IEEE Micro, May 1981, pp. 47-56.
3. Osborne, A. An Introduction to Microcomputers: Volume I-Basic Concepts, 2nd ed., Berkeley, Calif.: Osborne/ McGraw-Hill, 1980.
4. Fisher, op.cit.
5. Osborne, op. cit.
6. Weller, op.cit., p. 224.
7. Ibid., pp. 19-26.
8. Ibid.
9. Ibid., p. 69.
10. Shankar, K.S., "Data Structures and Abstractions," IEEE Computer, April, 1980, pp. 67-77.
11. Tenenbaum, A. and M. Augenstein, Data Structures Using Pascal, Englewood Cliffs, N.J.: Prentice-Hall, 1981.
12. Osborne, A. and G. Kane, 4 \& 8-Bit Microprocessor Handbook, Berkeley, Calif.: Osborne/ McGraw-Hill, 1981, pp. 7-45 to 7-54 (PIO), pp. 7-54 to 7-62 (CTC).
13. Bas, S. and O. Kaynak, "Microprocessor Controlled Single Phase Cycloconverter," 1981 IECI Proceedings on Industrial Applications of Mini and Microcomputers, pp. 39-44. Available from IEEE, 445 Hoes Lane, Piscataway, N.J. 08854 (catalog no. 81CH1714-5).
14. Leventhal, L., Z80 Assembly Language Programming, Berkeley, Calif.: Osborne/ McGraw-Hill, 1979, Chapter 12.
15. Ibid.
16. Seim, T.A., "Numerical Interpolation for Microprocessor-Based Systems," Computer Design, February 1978, pp. 111-116.
17. Abramovich, A. and T.R. Crawford, "An Interpolating Algorithm for Control Applications on Microprocessors," 1978 IECI Proceedings on Industrial Applications of Microprocessors, pp. 195-201. This Proceedings is available from IEEE, 445 Hoes Lane, Piscataway, N.J. 08854.

# Chapter 2 Implementing Additional Instructions and Addressing Modes 

This chapter shows how to implement instructions and addressing modes that are not included in the Z80 instruction set. Of course, no instruction set can ever include all possible combinations. Designers must choose a set based on how many operation codes are available, how easily an additional combination cculd be implemented, and how often it would be used. A description of additional instructions and addressing modes does not imply that the basic instruction set is incomplete or poorly designed.
The chapter will concentrate on additional instructions and addressing modes that are

- Obvious parallels to those included in the instruction set.
- Described in Fischer's "Microprocessor Assembly Language Standard".'
- Discussed in Volume 1 of An Introduction to Microcomputers. ${ }^{2}$
- Implemented on other microprocessors, especially ones that are closely related or partly compatible. ${ }^{3}$

This chapter should be of particular interest to those who are familiar with the assembly languages of other computers.

## INSTRUCTION SET EXTENSIONS

In describing extensions to the instruction set, we follow the organization suggested in the draft standard for IEEE Task P694. ${ }^{4}$ Instructions are divided into the following groups (listed in the order in which they are discussed): arithmetic, logical, data transfer, branch, skip, subroutine call, subroutine return, and miscellaneous. For each type of instruction, types of operands are discussed in the following order: byte ( 8 -bit), word (16-bit), decimal, bit, nibble or digit, and multiple. In describing addressing modes, we use the following order: direct, indirect, immediate, indexed,
register, autopreincrement, autopostincrement, autopredecrement, autopostdecrement, indirect preindexed (also called preindexed or indexed indirect), and indirect postindexed (also called postindexed or indirect indexed).

## ARITHMETIC INSTRUCTIONS

This group includes addition, addition with Carry, subtraction, subtraction in reverse, subtraction with Carry (borrow), increment, decrement, multiplication, division, comparison, two's complement (negate), and extension. Instructions that do not clearly fall into a particular category are repeated for convenience.

## Addition Instructions (Without Carry)

1. Add memory location ADDR to accumulator.
```
LD HL,ADDR ;POINT TO DATA
ADD A,(HL) ;THEN ADD IT
```

2. Add Carry to accumulator.
```
ADC A,O ;ACC = ACC + CARRY + O
```

3. Decimal add Carry to accumulator.
```
ADC A,0 ;ACC: = ACC + CAARRY + O
DAA ; IN DECIMAL
```

4. Decimal add VALUE to accumulator.

ADD A, VALUE $; A C C=A C C+V A L U E$ DAA ; IN DECIMAL
5. Decimal add register to accumulator.

```
ADD A,reg ;ACC = ACC + REG
DAA ; IN DECIMAL
```

6. Add 16-bit number VAL16 to HL.
```
LD rp,VAL1G
ADD HL,rp ;HL = HL + VAL1s
```

rp can be either BC or DE.
7. Add 16-bit number VAL 16 to an index register.

```
LD rp,VAL1G
\(A D D \quad X Y, r P \quad X Y=X Y+V A L 16\)
```

rp can be either BC or DE .
8. Add memory locations ADDR and $\mathrm{ADDR}+1$ ( MSB in $\mathrm{ADDR}+1$ ) to HL.

```
Ln rp,(ADDR)
ADD HL,rp
```

The 16-bit data is stored in the usual Z 80 format with the less significant byte first (at the lower address).
9. Add memory locations ADDR and ADDR +1 (MSB in ADDR +1 ) to an index register.

```
LD rp,(ADDR)
ADD xy,rp
```

10. Add memory locations ADDR and $\mathrm{ADDR}+1$ ( MSB in $\mathrm{ADDR}+1$ ) to memory locations SUM and SUM +1 (MSB in SUM+1).

| LD | $H L$, (SUM) | ;GET CURRENT SUM |
| :--- | :--- | :--- |
| LD | $D E$, (ADDR) | ;ADD ELEMENT |
| ADD | $H L, L I E$ |  |
| LD | (SUM), HL | ;SAVE UPDATED SUM |

11. Add the 16 -bit number VAL16 to memory locations ADDR and ADDR+1 (MSB in ADDR+1).

| LD | HL, (SUM) | :GET CURRENT SUM |
| :--- | :--- | :--- |
| LD | DE,VAL 16 | ;ADI ELEMENT |
| ADD | $H L, D E$ |  |
| LD | (SUM), HL | ;GAVE UPLIATED SIMM |

## Addition Instructions (with Carry)

1. Add memory location ADDR to accumulator with Carry.

| LD | $H L, A D D R$ | ;PQINT TO DATA |
| :--- | :--- | :--- |
| ADC | $A,(H L)$ | ;THEN ADI IN DATA |

2. Add Carry to accumulator.

ADC: A,O $\quad ; A C C=A C C=C A R R Y+0$
3. Decimal add VALUE to accumulator with Carry.

| ADC: | A, VALUE | ; $A C C=A C C C$ VALUE + CARFY |
| :---: | :---: | :---: |
| DAA |  | ; IN DECIMAL |

4. Decimal add register to accumulator with Carry.

| ADC | A,reg | ; ACC $=\mathrm{ACC}+\mathrm{REG}+\mathrm{CARRY}$ |
| :---: | :---: | :---: |
|  |  | IN DECIMAL |

5. Add 16-bit number VAL16 to HL with Carry.
```
LD rp,VAL1G
ADC HL,rP ; HL = HL + VAL1E + CARRY
```

6. Add memory locations ADDR and ADDR +1 (MSB in ADDR + 1) to HL with Carry.
```
LD re,(ADDR)
ADC HL,rP ;HL = HL + (ADDR) + CARRY
```


## Subtraction Instructions (Without Borrow)

1. Subtract memory location ADDR from accumulator.

| LD | HL, ADDF | ; POINT TO DATA |
| :---: | :---: | :---: |
| SUB | (HL) | ; THEN SUBTRACT IT |

2. Subtract borrow (Carry) from accumulator.
```
SBC:A,O :ACE = ACC - CAFFY
```

3. Decimal subtract VALUE from accumulator.
```
gUE VALIIE
;ACC = ACC - VALUE
DAA ; IN DECIMAL
```

4. Decimal subtract register from accumulator.
```
SUB reg 
```

Since the Z80 has an Add/ Subtract flag, it can perform decimal subtraction directly. On the 8080 and 8085 processors, the programmer must implement decimal subtraction as the addition of a negative number.
5. Subtract register pair from HL.

```
AND A ;CLEAR CARRY
SEC HL,rP ;SURTRACT REGISTER FAIF WITH CARFY
```

The Z80 has a subtract register pair with Carry instruction, but no plain subtract register pair (without Carry).
6. Subtract 16-bit number VAL 16 from HL.

| LD |  |
| :--- | :--- |
| ADP, -VAL1 | HL,re |

or

| AND | $A$ |
| :--- | :--- |
| $\operatorname{LD}$ | rp,VAL 16 |
| SBC | $H L, r P$ |

; CLEAR CARFY
SBC HL,rp :SUBTRAET $16-$-BIT NUMBER FROM HL
rp can be either BC or DE. Carry is an inverted borrow in the first alternative and a true borrow in the second. The first alternative is obviously much shorter, particularly since SBC HL requires a 2-byte operation code.
7. Subtract memory locations ADDR and ADDR+1 (MSB in ADDR+1) from HL.

```
AND A ;CLEAR CARFY
LD re,(ADDR) ;THEN SUBTRACT WITH CARRY
SBC. HL,rP
```

There is no subtract register pair (without Carry) instruction.

## Subtraction in Reverse Instructions

1. Subtract accumulator from VALUE and place difference in accumulator.
```
NEG
```

ADD A,VALUE FFORM - A + VALUE
or

| LD | reg, $A$ |  |
| :--- | :--- | :--- |
| LD | A,VALUE | ;CALCULATE VALUE - ACC |
| SUE | reg |  |

The Carry is an inverted borrow in the first method and a true borrow in the second.
2. Subtract accumulator from register and place difference in accumulator.

```
NEG ;NEGATE A
ADD A,reg ;FORM - A + REG
```

The Carry is an inverted borrow; that is, it is 1 if the subtraction does not require a borrow.
3. Decimal subtract accumulator from VALUE and place difference in accumulator.

| LD | reg, $A$ | ;CALCULATE VALUE - ACC |
| :--- | :--- | :--- |
| LD | A, VALIIE |  |
| SUE | reg |  |
| LIAA |  |  |

4. Decimal subtract accumulator from register and place difference in accumulator.

| LD regi, A | ;CALCLILATE REG - ACC |
| :--- | :--- |
| LI Arreg |  |
| SUB reg1 | ;IN DECIMAL |

## Subtraction with Borrow (Carry) Instructions

1. Subtract memory location ADDR from accumulator with borrow.

| LD | $H L, A D D R$ | ;POINT TO DATA |
| :--- | :--- | :--- |
| SEC | A,$(H L)$ | ;THEN SUBTRACT WITH EORROW |

2. Subtract borrow (Carry) from accumulator.
```
SEC A,O ;FORM A - BORROW
```

3. Decimal subtract inverted borrow from accumulator (Carry $=1$ if no borrow was generated, 0 if a borrow was generated).
```
ADC A,99H ;ADD 99 PLUS CARFY
[IAA
```

The final Carry is 1 if the subtraction generates a borrow and 0 if it does not.
4. Decimal subtract VALUE from accumulator with borrow.

```
SBC A,VALUE ;A = A - VALIEE - BORFIOW
DAA ; IN DECIMAL
```

5. Decimal subtract register from accumulator with borrow.
```
SEC A,reg ;A = A - REG - EIRRFOW
DAA ; IN DECIMAL
```

6. Subtract 16 -bit number VAL 16 from HL with borrow.
```
LD rp,VAL1G
SBC: HL,rp ;HL = HL - VAL \(16-\) BORFOW
```


## Increment Instructions

1. Increment memory location ADDR.
```
LD HL,ADLR
INC (HL)
```

2. Increment accumulator, setting the Carry flag if the result is 0 .

ADD A, 1
Remember that INC does not affect Carry, but it does affect the Zero flag.
3. Decimal increment accumulator (add 1 to A in decimal).
ADI $A, 1$
IIAA

You cannot use INC, since it does not affect Carry.
4. Decimal increment register (add 1 to reg in decimal).

| LII | A,reg |
| :--- | :--- |
| ALID | A, 1 |
| DAA |  |
| LD | reg, A |

DAA applies only to the accumulator.
5. Increment memory locations ADDR and ADDR +1 (MSB in $\mathrm{ADDR}+1)$.

| LD | $H L,(A D D R)$ |
| :--- | :--- |
| INC: | $H L$ |
| LD | (ADDR), HL |

or


The second alternative leaves ADDR in HL for later use.
6. Increment register pair, setting the Zero flag if the result is 0 .

| INC: | rp | ;1G-BIT INCREMENT |
| :--- | :--- | :--- |
| LD | A,rpl | ;TEST RESULLT FOR ZERO |
| OR | rph |  |

This sequence destroys the old contents of the accumulator and the flags. OR clears Carry.

## Decrement Instructions

1. Decrement memory location ADDR.
```
LD HL, ADIR
DEC (HL)
```

2. Decrement accumulator, setting Carry flag if a borrow is generated.
```
SUE 1
```

3. Decrement accumulator, setting Carry flag if no borrow is generated.
```
ADD A,OFFH
```

4. Decimal decrement accumulator (subtract 1 from A in decimal).
```
SUB 1
LAA
```

DEC cannot be used here, since it does not affect Carry.
5. Decimal decrement register (subtract 1 from reg in decimal).

```
LD A,reg
SuE 1
[IAA
LII reg,A
```

DAA applies only to the accumulator.
6. Decrement memory locations ADDR and ADDR+1 (MSB in ADDR+1).

```
LD HL,(ADDR)
DEC HL ;16-BIT DECREMENT
LD (ADDR),HL
```

7. Decrement register pair, setting the Zero flag if the result is 0 .

| DEC | rp | ; 16-BIT DECREMENT |
| :---: | :---: | :---: |
| LI | A,rpl | ; TEST 16-BIT RESULT FOR ZERO |
| OR | roh |  |

This sequence destroys the old contents of the accumulator and changes the other flags. OR clears the Carry flag.

## Multiplication Instructions

1. Multiply accumulator by 2 .

ADD A, A
2. Multiply accumulator by 3 (using reg for temporary storage).

| LD | reg, $A$ | SAVE $A$ |
| :--- | :--- | :--- |
| ADD A,A | $; 2 \times A$ |  |
| ADD A,reg | $; 3 \times A$ |  |

3. Multiply accumulator by 4 .

| $\operatorname{ADD}$ | $A, A$ | $; 2$ |
| :--- | :--- | :--- |
| $A D D$ | $A, A$ | $; 4$ |
|  | $X A$ |  |

We can easily extend cases 1,2 , and 3 to multiplication by other small integers.
4. Multiply register by 2 .

```
GLA reg
```

5. Multiply register by 4 .

| SLA reg | ;MLILTIPLY BY 2 |
| :--- | :--- |
| SLA reg | ;AND THEN BY 2 AGAIN |

Since SLA is a 2-byte instruction, it eventually becomes faster to move the data to the accumulator and use the 1-byte instruction ADD A, A.
6. Multiply register pair HL by 2.

ADD HL, HL
7. Multiply register pair HL by 3 (using rp for temporary storage).

| LI | $r p h, H$ |  |
| :--- | :--- | :--- |
| LD | rPl,L |  |
| ADD | $H L, H L$ |  |
| ADD | $H L, r P$ | $: 2 \times H L$ |
|  | $: 3 \times H L$ |  |

Note that you cannot use EX DE, HL here, since it changes HL.
8. Multiply an index register by 2 .

```
ADD xy,xy
```

9. Multiply memory locations ADDR and ADDR+1 (MSB in ADDR+1) by 2.
```
LD HL, ADNR
SLA (HL) ; SHIFT LSB LEFT LOGICALLY
INC: HL
RL (HL) ;THEN ROTATE MSB TO FICK UP CARFY
```

or

| LD | $x y, \operatorname{ADDR}$ |
| :--- | :--- |
| SLA | $(x y+0)$ |
| RL | $(x y+1)$ |

; SHIFT LSB LEFT LOGICALLY
RL $(x y+1)$; THEN ROTATE MSB TO FICK UP CARFY

Note that you must rotate the more significant byte to pick up the Carry produced by shifting the less significant byte.

## 80

## Division Instructions

1. Divide accumulator by 2 unsigned.
```
SRL A ;DIVIDE BY 2, CLEARING SIGN
```

2. Divide accumulator by 4 unsigned.
```
SRL A
GRL A
;DIVIDE BY 2, CLEARING SIGN
;THEN BY 2 AGAIN
```

or

```
RRA ;ROTATE A RIGHT TWICE
RRA
AND 00111111B ;THEN CLEAR 2 MSB`S
```

Since SRL is a 2-byte instruction, it eventually becomes faster to use the 1-byte instruction RRA and clear the more significant bits explicitly at the end.
3. Divide accumulator by 2 signed.

SRA A ;DIVIDE BY 2, EXTENIING SIGN
4. Divide memory locations ADDR and $\mathrm{ADDR}+1$ ( MSB in $\mathrm{ADDR}+1$ ) by 2 unsigned.

| LD | $X Y, A L R$ |  |
| :--- | :--- | :--- |
| SRL | $(X Y+1)$ | :SHIFT MSB RIGHT LOGICALLY |
| RR | $(X Y+O)$ | ;THEN ROTATE LSB RIGHT |

Rotating the less significant byte picks up the Carry from the more significant byte.
5. Divide memory locations ADDR and ADDR+1 (MSB in ADDR+1) by 2 signed.

| LD | $X Y, A L R$ |  |
| :--- | :--- | :--- |
| SRA | $(X Y+1)$ | SHIFT MSB RIGHT ARITHMETICALLY |
| RR | $(X Y+O)$ | ;THEN ROTATE LSE RIGHT |

6. Divide register pair by 2 unsigned.

| SRL | rph | ;SHIFT MSB RIGHT LOGICALLY |
| :--- | :--- | :--- |
| RR | rpl | ;THEN ROTATE LSB RIGHT |

7. Divide register pair by 2 signed.

| SRA | rph | SHIFT MSB RIGHT |
| :--- | :--- | :--- |
| RR | ARI ITHMETICALLY |  |

## Comparison Instructions

1. Compare VALUE with accumulator bit by bit, setting each bit position that is different.
xOR VALUE
Remember, the EXCLUSIVE OR of two bits is 1 if and only if the two bits are different.
2. Compare register with accumulator bit by bit, setting each bit position that is different.

XOR reg
3. Compare register pairs (rp and HL). Set Carry if rp is larger (unsigned) than HL and clear Carry otherwise.
AND A ;CLEAR CARRY

This sequence changes HL.
4. Compare register pair HL with 16-bit number VAL16.

```
LD rp,-VAL16 ;FORM HL - VAL16 BY ADDING
ADD HL,rP
```

or

| AND | A |
| :--- | :--- |
| LD | rP,VALIG |
| SBC | $H L, r p$ |$\quad$;CLEAR CARFY

Carry is an inverted borrow after the first alternative and a true borrow after the second. Both sequences change HL and rp.
5. Compare index register with 16 -bit number VAL16. Clear Carry if VAL16 is greater than index register and set Carry otherwise.

```
LD ro,-VAL16 ;FORM INDEX REGISTER - VAL1G
ADD xy,rp
```

Carry is an inverted borrow here, since we are subtracting by adding the two's complement.
6. Compare register pair with memory locations ADDR and ADDR +1 (MSB in $\mathrm{ADDR}+1$ ).

| AND | A | ©CLEAR CARFY |
| :--- | :--- | :--- |
| LD | rp, (ADDR) | ;SUBTRACT REGISTER PAIR |
| SEC | HL, $r \mathrm{P}$ |  |

Carry is a true borrow.

## 82

7. Compare index register with memory locations ADDR and ADDR +1 (MSB in ADDR +1 ).

| PUSH xy | ;MOVE INDEX REGISTER TO HL |
| :--- | :--- |
| PGP HL |  |
| AND A | ;CLEAR CARRY |
| LD | rP, (ADDR) |
| SRC HL,rP | ;FORM INDEX REGISTER - OTHER OFERAND |

The Z80 has no SBC xy instruction.
8. Compare stack pointer with the 16 -bit number VALI6.

| LD | $H L, O$ | O |
| :--- | :--- | :--- |
| ADD | $H L, S P$ |  |
| LD | rP, $-V A L 1 E$ |  |
| ADD | $H L, r P$ |  |

Carry is an inverted borrow.
9. Compare stack pointer with memory locations ADDR and ADDR +1 (MSB in $\mathrm{ADDR}+1$.

| LD | $H L, O$ | ;MOVE STACK FOINTER TO $H L$ |
| :--- | :--- | :--- |
| ADD | $H L, S P$ |  |
| LD | rP, (ADDR) |  |
| AND | A |  |
| SBC | $H L, r P$ | ;CLEAR CARFY |
|  |  | ;FORM SP - MEMORY |

Carry is a true borrow.

## Two's Complement (Negate) Instructions

1. Negate register.
```
SUB A
                                    ;FORM O - REG
SUB reg
LD reg,A
```

or

| LD | A, reg |
| :--- | :--- |
| NEG | reg, $A$ |

2. Negate memory location ADDR.

| SUE | $A$ |
| :--- | :--- |
| LII | $H L, A D D R$ |

```
SUB (HL) ;FORM O - (MEMORY)
LD (HL),A
```

or

| LD | $H L, A D D R$ |  |
| :--- | :--- | :--- |
| LD | $A,(H L)$ |  |
| NEG |  |  |
| LD | (HL), $A$ |  |

3. Negate register pair.

| LD | A, rph | : 16 -BIT ONE'S COMPLEMENT |
| :---: | :---: | :---: |
| LD | reph, $A$ |  |
| LD | A,rpl |  |
| CFL |  |  |
| LII | rel, A |  |
| INC. | rp | ;ADD 1 FOR TWO'S COMPLEMENT |

or

| LD | HL, O | ; FORM O- (RP) |
| :---: | :---: | :---: |
| AND | A | ; CLEAR CARRY |
| SBC | HL,rp |  |

The second sequence leaves the negative in HL; it can then be moved easily to another register pair.
4. Negate memory locations ADDR and ADDR+1 (MSB in ADDR+1).

| LD | $H L, O$ | ;FORM O - (MEMORY) |
| :--- | :--- | :--- |
| LD | $r P,(A D D R)$ |  |
| AND | $A$ |  |
| SBC | $H L, r P$ |  |
| LD | (ADDR),HL |  |

5. Nine's complement accumulator (that is, replace (A) with 99-(A)).

| LD | reg, $A$ |
| :--- | :--- |
| LD | $A, 99 H$ |
| suB | reg |

No DAA is necessary, since $99-(\mathrm{A})$ is always a valid BCD number if the accumulator originally contained a valid BCD number.
6. Ten's complement accumulator (that is, replace (A) with $100-(A)$ ).

```
NEG
DAA
;FORM O - ACCUMLILATOR
;THEN DECIMAL AD.|IST
```


## 84280 ASSEMBLY LANGUAGE SUBROUTINES

## Extend Instructions

1. Extend accumulator to a 16 -bit unsigned number in a register pair.
```
LD rpl,A ;B-BIT MQVE
LD rph,0 ;EXTEND 8 BITS TG 1G BITS
```

This procedure allows you to use the value in the accumulator as an index. ADD HL. or ADD xy will then add the index to the base.
2. Extend accumulator to a 16 -bit signed number in a register pair.


SBC A,A produces 00 if Carry is 0 and $\mathrm{FF}_{16}$ if Carry is 1 . It thus extends Carry across the entire accumulator.
3. Extend memory location $A D D R$ to a 16-bit signed number in memory locations ADDR (LSB) and ADDR+1 (MSB).

```
LD HL,ADDR ;FETCH NUMEER
LD A,(HL)
ADD A,A ;MOVE SIGN TO CARFFY
SBC: A.A FFORM SIGN BYTE (OO OR FF)
INC HL ;STORE SIGN BYTE
LD (HL),A
```

4. Extend bit 0 of accumulator across entire accumulator; that is, $(\mathrm{A})=00$ if bit $0=$ 0 and $\mathrm{FF}_{16}$ if bit $0=1$.
```
RRA 
```

5. Sign function. Replace the value in the accumulator by 00 if it is positive and by $\mathrm{FF}_{16}$ if it is negative.
```
ADD A,A
SBC: A,A
```

```
;MOVE SIGN BIT TO CARFY
```

;MOVE SIGN BIT TO CARFY
;FORM O - SIGN EIT

```
;FORM O - SIGN EIT
```


## LOGICAL INSTRUCTIONS

This group includes logical AND, logical OR, logical EXCLUSIVE OR, logical NOT (complement), shift, rotate, and test instructions. Also included are arithmetic instructions (such as adding the accumulator to itself) that perform logical functions.

## Logical AND Instructions

1. Clear bits of accumulator.

AND MASK ;CLEAR BITS BY MASKING
MASK has 0 's in the bit positions to be cleared and 1's in the positions to be left unchanged. For example:

AND $11011011 \mathrm{~B} \quad$; CLEAR BITS 2 AND 5
Remember, logically ANDing a bit with 1 does not affect its value. Since RES can clear only one bit at a time, the following sequence would be needed to produce an equivalent result:

| RES $2, A$ | ;CLEAR BIT 2 |
| :--- | :--- | :--- |
| RES $5, A$ | AND THEN CLEAR BIT 5 |

2. Bit test-set the flags as if accumulator had been logically ANDed with a register or memory location, but do not change the accumulator.

| LD | reg, A | ;SAVE ACCUMLILATOR |
| :--- | :--- | :--- |
| LD | HL,ADDR |  |
| AND (HL) | ;PERFORM LOGICAL AND |  |
| LD | A, reg | ;RESTORE ACCUMULATOR |

LD does not affect any flags.
3. Test bits of accumulator. Set the Zero flag to 1 if all the tested bits are 0 and to 0 otherwise.

AND MASK ;TEST BITS BY MASKING
MASK has l's in the positions to be tested and 0's elsewhere. The Zero flag is set to 1 if all the tested bit positions are 0 , and to 0 otherwise. Since the BIT instruction can test only one bit position at a time, AND MASK is equivalent to a sequence of BIT instructions and conditional jumps. For example:

```
AND 010000010B ;TEST BITS 1 AND 6 FOR ZERO
```

is equivalent to the sequence

|  | BIT | $6, A$ | ; TEST BIT 6 FOR ZERO |
| :---: | :---: | :---: | :---: |
|  | JR | NZ, DONE | ; BRANCH IF IT IS NOT ZERO |
|  | BIT | 1, A | ; THEN TEST BIT 1 FOR ZERO |
| DONE: | NOP |  |  |

4. Logical AND immediate with flags (condition codes). Logically AND a byte of immediate data with the Flag register, clearing those flags that are logically ANDed with 0's.

| PUSH AF | ;MOVE AF TO A REGISTER PAIR |
| :--- | :--- |
| POP rP |  |
| LD A,MASK | ; CLEAR FLAGS |
| AND rpl |  |
| LD rpl,A |  |
| PUSH rp |  |
| POP AF | ;RESTORE AF WITH FLAGS CLEARED |

This sequence changes a register pair (BC, DE, or HL).

## Logical OR Instructions

1. Set bits of accumulator.
OR MASK :SET BITS BY MASKING

MASK has l's in the bit positions to be set and 0's elsewhere. For example:

```
OR 00010010B FSET BITS 1 AND 4
```

Remember, logically ORing a bit with 0 does not affect its value. Since SET can set only one bit at a time, we would need the following sequence to produce the same result:

```
SET 1,A ;SET BIT 1
SET 4,A ;AND THEN SET BIT 4
```

2. Test a register pair for 0 . Set the Zero flag if both halves of a register pair are 0 .
LD A,rph
OR rpl

The Zero flag is set if and only if both halves of register pair rp are 0 . The accumulator and the other flags are also changed.
3. Logical OR immediate with flags (condition codes). Logically OR a byte of immediate data with the flag register, setting those flags that are logically ORed with l's.

```
PUSH AF ;MOVE AF TO A REGISTER PAIR
PQF rp
```

| LD A,MASK | :SET FLAGS |
| :--- | :--- | :--- |
| OR rpl |  |
| LD rpl,A |  |
| PUSH rp | :RESTORE AF WITH FLAGS SET |
| POP AF |  |

This sequence changes a register pair (BC, DE, or HL).

## Logical EXCLUSIVE OR Instructions

1. Complement bits of accumulator.

XOR MASK: ;COMPLEMENT BITS BY MASKING
MASK has 1 's in the bit positions to be complemented and 0 's in the positions that are to be left unchanged. For example:

XOR 11000000 B ; COMPLEMENT EITS 6 ANII 7
Remember, logically EXCLUSIVE ORing a bit with 0 leaves it unchanged.
2. Complement accumulator, setting flags.

```
XOR 11111111B ; INVERT AND SET FLAGS
```

Logically EXCLUSIVE ORing with all l's inverts all the bits. This instruction differs from CPL only in that it affects the flags, whereas CPL does not.
3. Compare register with accumulator bit by bit, setting each bit position that is different.

XOR reg ;BIT BY BIT COMPARIEON
The EXCLUSIVE OR function is the same as a "not equal" function. Note that the Sign flag is 1 if the two operands have different values in bit 7 .
4. Add register to accumulator logically (that is, without any carries between bit positions).

XOR reg ;LOGICAL ADDITION
The EXCLUSIVE OR function is also the same as a bit-by-bit sum with no carries. Logical sums are often used to form checksums and error-detecting or error-correcting codes.

## Logical NOT Instructions

1. Complement accumulator, setting flags.
```
XOR 11111111B ; INVERT AND SET FLARS
```

Logically EXCLUSIVE ORing with all 1's inverts all the bits. This instruction differs from CPL only in that it affects the flags, whereas CPL does not.
2. Complement bits of accumulator.

XOR MASK :COMPLEMENT BIT BY MASKING
MASK has l's in the bit positions to be complemented and 0 's in the positions that are to be left unchanged. For example:

```
XOR 01010001B ;COMPLEMENT BITS 0, 4, AND G
```

Remember, logically EXCLUSIVE ORing a bit with 0 leaves it unchanged.
3. Complement memory location ADDR.

| LD | HL, ADDR |  |
| :--- | :--- | :--- |
| LD | A, (HL) | ;OBTAIN LIATA |
| CPL | (HL), A | ;COMPLEMENT |
| LD | ;RESTORE RESULT |  |

CPL applies only to the accumulator.
4. Complement bit 0 of a register.

INC reg
or
DEC reg
Either instruction may, of course, affect the other bits in the register. The final value of bit 0 will surely be 0 if it was originally 1 and if it was originally 0 .
5. Complement bit 0 of a memory location.

```
LD HL,ADDR
INC: (HL)
```

or

```
LD HL,ADDR
DEE: (HL)
```

6. Complement digit of accumulator.

- Less significant digit
- More significant digit

XOR 11110000B ;COMPLEMENT MORE SIGNIFICANT DIGIT
These procedures are useful if the accumulator contains a decimal digit in negative logic, such as the input from a typical ten-position rotary or thumbwheel switch.
7. Complement a register pair.

| LD $H L, O F F F F H$ | ;SET HL TO ALL ONES |
| :--- | :--- | :--- |
| AND $A$ | ;CLEAR CARRY |
| SBC $H L, r P$ | SUBTRACT REGISTER PAIR FROM ALL ONES |

The result ends up in HL.

## Shiff Instructions

1. Shift accumulator left logically.

ADD A,A ;SHIFT A LEFT LOGICALLY
Adding the accumulator to itself is equivalent to a logical left shift.
2. Shift register pair HL left logically.

ADD HL,HL ;SHIFT HL LEFT LOGICALLY
3. Shift index register left logically.

ADD $x y$ y $x y$; SHIFT IX OR IY LEFT LOGICALLY
4. Shift register pair right logically.

| SRL rph | ;GHIFT MSB RIGHT LOGIC:ALLY |
| :--- | :--- | :--- |
| RR rpl | ;AND THEN ROTATE LSB RIGHT |

The key point here is that the less significant byte must be rotated to pick up the Carry from the logical shifting of the more significant byte.
5. Shift register pair right arithmetically.

| SRA rph | ;SHIFT MSB RIGHT ARITHMETICALLY |
| :--- | :--- | :--- |
| RR rpl | ;AND THEN ROTATE LSB RIGHT |

The rotation of the less significant byte is the same as in the logical shift.
6. Shift memory locations ADDR and ADDR+1 (MSB in ADDR+1) left logically.


To produce a 16-bit left shift, you must shift the less significant byte first and then rotate the more significant byte.
7. Shift memory locations ADDR and $\mathrm{ADDR}+1$ (MSB in $\mathrm{ADDR}+1$ ) right logically.

| LD | HL, ADDR +1 |  |
| :--- | :--- | :--- |
| SRL (HL) |  |  |
| DEC | HL |  |
| RR (HL) |  |  |

or

| LD | $x y, A D D R$ |  |
| :--- | :--- | :--- |
| SRL | $(x y+1)$ | ;SHIFT MSB RIGHT LOGICALLY |
| RR | $(x y+0)$ | ;AND THEN ROTATE LSB RIGHT |

8. Digit swap accumulator. That is, exchange the four least significant bits with the four most significant bits.
RLCA $\quad$;DIGIT SHIFT $=4$ LEFT ROTATES
RLCA
RLCA
RLCA
or
```
RRCA ;DIGIT SHIFT = 4 RIGHT ROTATES
RFR:A
RRCA
RRCA
```

9. Normalize accumulator. That is, shift the accumulator left until its most significant bit is 1 . Do not shift at all if the accumulator contains 0 .

10. Normalize register pair HL. That is, shift the 16 -bit number left until its most significant bit is 1 . Do not shift the number at all if it is 0 .

|  | LD | A, H | ; IS ENTIRE NUMBER O? |
| :---: | :---: | :---: | :---: |
|  | OFi | L |  |
|  | JR | Z, DONE | ; YES, DONE |
| SHIFT: | ADD | HL, HL | ; SHIFT NUMBER LEFT 1 BIT |
|  | IR | NC., SHIFT | ; KEEP SHIFTING UNTIL CARRY IS 1 |
|  | RR | H | ; THEN SHIFT BACK ONCE |
|  | FR | L |  |
| DONE: | NOP |  |  |

ADD HL affects the Carry but not the Sign or Zero flag.

## Rotate Instructions

1. Rotate register pair right.

| RRC | rpl | ;COPY BIT O FOR ROTATION |
| :--- | :--- | :--- |
| RL | rpl | ;CARRY = BIT O |
| RR | rph | :ROTATE MSB WITH BIT O |
| RR | rpl | ;THEN ROTATE LSB RIGHT |

The RRC rpl instruction places bit 0 both in bit 7 and in the Carry flag; RL rpl then restores the register but leaves the original bit 0 in the Carry.
2. Rotate register pair left.

| RLC | rph | ;COPY BIT 15 FOR ROTATION |
| :--- | :--- | :--- |
| RR | rph | ;CARRY = BIT 15 |
| RL | rpl | ;ROTATE LSB WITH BIT 15 |
| RL | rph | THEN ROTATE MSB LEFT |

RLC rph places bit 7 of the more significant byte both in bit 0 and in the Carry. RR rph then restores the register but leaves the original bit 7 (bit 15 of the 16-bit register pair) in the Carry.
3. Rotate accumulator left through Carry, setting flags.

```
ADC A,A ;ROTATE LEFT AND SET FLAGS
```

This instruction is the same as RLA, except that it affects all the flags whereas RLA affects only the Carry.
4. Rotate register pair right through Carry.

| RR | rph | ;ROTATE MSB RIGHT WITH CARRY |
| :--- | :--- | :--- |
| $R R$ | rpl | ;THEN ROTATE LSB RIGHT WITH CARRY |

5. Rotate register pair left through Carry.
```
RL rpl ; ROTATE LSB LEFT WITH CARRY
RL rph ; ROTATE MSB LEFT WITH CARFY
```

6. Rotate memory locations ADDR and ADDR+1 (MSB in ADDR+1) right 1 bit position through Carry.

| LD | HL, ADDR+1 |  |
| :--- | :--- | :--- |
| RR | (HL) |  |
| DEC. | HL |  |
| RR | (HL. $)$ | ;THEN ROTATE MSB RIGHT WITH CARFY |
|  |  |  |

or

| LD | $x y, A D D R$ |  |
| :--- | :--- | :--- |
| RR | $(x y+1)$ | ;ROTATE MSB RIGHT WITH CARRY |
| RR | $(x y+0)$ | ;THEN ROTATE LSB RIGHT WITH CARFY |

7. Rotate memory locations ADDR and ADDR+1 (MSB in ADDR+1) left one bit position through Carry.

| LD | HL, ADDR |  |
| :--- | :--- | :--- |
| RL | $(H L)$ | ;ROTATE LSB LEFT WITH CARRY |
| INC | $H L$ |  |
| RL | $(H L)$ | ;THEN ROTATE MSE LEFT WITH CARRY |

or
LD $x y, A D D R$
RL $(x y+0) \quad$; ROTATE LSB LEFT WITH CARRY
RL ( $x y+1$ ) ;THEN ROTATE MSB LEFT WITH CARRY

## Test Instructions

1. Test accumulator. Set flags according to the value in the accumulator without changing that value.

AND A ;TEST ACCUMULATGR
or
OR A ;TEST ACCUMLLLATOR
Both alternatives clear the Carry.
2. Test register. Set flags according to the value in a register without changing that value.
INC reg
DEC reg TEST REGISTER

This sequence does not affect the Carry or the accumulator.
3. Test memory location. Set flags according to the value in memory location ADDR without changing that value.

| LD | HL, ADDR |
| :--- | :--- |
| INC | (HL) |
| DEC | (HL) |

This sequence does not affect the Carry or the accumulator.
4. Test register pair. Set the Zero flag according to the value in a register pair without changing that value.
LD A,rph
OR rpl

This sequence changes the accumulator and the other flags.
5. Test index register. Set the Zero flag according to the value in an index register without changing that value.

| PUSH $x y$ | ;MOVE INDEX REG TO REGISTER PAIR |
| :--- | :--- |
| POF rp |  |
| LD A,rph |  |
| OR rpl | ;TEST REGISTER PAIR |

This sequence changes a register pair, the accumulator, and the other flags.
6. Test a pair of memory locations. Set the Zero flag according to the contents of memory locations ADDR and ADDR+1.

| LD | HL, (ADDR) |
| :--- | :--- | :--- |
| LD | $A, H$ |
| OR | $L$ |

This sequence changes HL, the accumulator, and the other flags.
7. Test bits of accumulator. Set the Zero flag if all the tested bits are 0's and clear the Zero flag otherwise.

```
AND MASK ;TEST BITS BY MASKING
```

MASK has l's in the bit positions to be tested and 0's elsewhere. The Zero flag is set to 1 if all the tested bits are 0 's and to 0 otherwise. For example:

```
AND 10000001B ;TEST BITS O AND 7
```

The Zero flag is set to 1 if bits 0 and 7 of the accumulator are both zero, and to 0 otherwise. The BIT instruction, on the other hand, can only handle one bit at a time; for example:

```
BIT 7,A
;TEST BIT 7
```


## 94 Z80 ASSEMBLY LANGUAGE SUBROUTINES

To duplicate the AND instruction, we would need the sequence

8. Compare register with accumulator bit by bit. Set each bit position that is different to 1 .

XOR reg ;BIT-BY-BIT COMPARISON
The EXCLUSIVE OR function is the same as a "not equal" function.
9. Bit test. Set flags as if the accumulator had been logically ANDed with a memory location, but do not change the accumulator.

| LD | reg, A | ;SAVE ACC:UMLILATOR |
| :--- | :--- | :--- |
| LD | HL, ADLIR |  |
| AND | (HL) | ;PERFORM LOGICAL AND |
| LD A,reg | ;RESTORE ACCIMMLLATOR |  |

## DATA TRANSFER INSTRUCTIONS

In this group, we consider load, store, move, exchange, input, output, clear, and set instructions. We also include arithmetic instructions (such as subtracting the accumulator from itself) that move a specific value or the contents of another register to the accumulator or other destination without changing any data.

## Load Instructions

1. Load register direct.
```
LD A, (ADDR)
LD reg,A
```

or

| LD | $H L, A D D R$ |
| :--- | :--- |
| LD | $r e g,(H L)$ |

The first alternative uses the accumulator, while the second alternative uses register pair HL.
2. Load register indirect.

- From address in HL

```
LD reg,(HL)
```

- From address in BC or DE

```
LD A, (rp)
LD reg,A
```

Note that only the accumulator can be loaded indirectly via BC or DE .

- From address in an index register

```
LD reg, (xy+0)
```

3. Load flag register with the 8-bit number VALUE.

| 1 D | rpl, VALUE | ; PUT VALUE IN LSB OF REGISTER FAIR |
| :---: | :---: | :---: |
| PUSH | rp | M MOVE TO FLAGS THROUSH STACK |
| POP | $A F$ |  |

The limitation of pushing and popping register pairs causes some unnecessary operations.
4. Load interrupt vector register with the 8-bit number VALUE.

```
lD a,value
LD I,A
```

5. Load refresh register with the 8 -bit number VALUE.
```
ld a,value
LD R,A
```

6. Load flag register direct from memory location ADDR.

| LD HL, (ADDR) | ; LOAD L FROM AIDR |
| :--- | :--- |
| PUSH HL | ;HL TO STACK, L ON TOP |
| POP AF | ;HL TO AF WITH L TO FLAGS |

This procedure allows a user to initialize the flag register for debugging or testing purposes. Note that it changes the accumulator and the less significant byte of a register pair.
7. Load interrupt vector register direct from memory location ADDR.

```
LD A, (ADDR)
LD I,A
```

8. Load refresh register direct from memory location ADDR.
```
LD A, (ADDR)
LII R,A
```

9. Load register pair HL indirect from address in HL.

| LD | $A,(H L)$ | ;LOAD LSB |
| :--- | :--- | :--- |
| INC | $H L$ |  |
| LD | $H,(H L)$ | LOAD MSB |
| LD | L, $A$ |  |

10. Load register pair ( BC or DE ) indirect from address in HL.

| LD | rpl, (HL) | ;LOAD LSB |
| :--- | :--- | :--- |
| INC | $H L$ | (LO |
| LD | rPh, (HL) | ;LOAD MSB |
| DEC | HL | ;RESTORE HL TO ORIGINAL VALUE |

11. Load alternate processor status ( $\mathrm{AF}^{\prime}$ ) from stack.
```
POF AF
EX AF,AF
```

12. Load memory locations PTR and PTR+1 (MSB in PTR+1) with ADDR.


## Store Instructions

1. Store register direct.

$$
\begin{array}{ll}
\text { LD } & \text { A,reg } \\
\text { LD } & \text { (ADDR), A }
\end{array}
$$

or

| LD | HL, ADDR |
| :--- | :--- |
| LD | (HL), reg |

The first alternative uses the accumulator, whereas the second uses register pair HL.
2. Store register indirect.

- At address in HL

LD (HL), reg

- At address in DE or BC

```
LD A,reg
LD (rp),A
```

Only the accumulator can be stored at the address in BC or DE.

- At address in an index register

```
LD (xy+0),reg
```

3. Store flag register direct.

| PUSH AF | ;F TO TOP OF STACK |
| :--- | :--- |
| POP HL | ;F TO L |
| LD (ADDR),HL | ;F TO ADDR, DESTROY ALIDR+ 1 |

or

| PUSH AF | ;F TO TOP OF STACK |
| :--- | :--- |
| POF HL | ;F TO L |
| LD A, | ;F TO A |
| STA ADDR | FF TO ADDR |

4. Store interrupt vector register direct.
```
LD A, I
LD (ADDR), A
```

5. Store refresh register direct.
LD A,R
LD (ADDR), A
6. Store register pair ( BC or DE ) indirect at address in HL.

| LD | (HL) ,rpl | ;STORE LSE |
| :--- | :--- | :--- |
| INC | $H L$ |  |
| LD | (HL),rph | ;STORE MSB |
| DEC | $H L$ | ;RETURN HL TO ORIGINAL VALLIE |

The register pair is stored in memory in the usual upside-down fashion.
7. Store alternate processor status ( $\mathrm{AF}^{\prime}$ ) in stack.

```
EX AF,AF'
PUSH AF
```


## Move Instructions

1. Transfer accumulator to flag register.
```
LD rrpl,A
PUSH r"p
POP AF
```

The flag register is the less significant byte of register pair AF. This sequence also changes the accumulator and the less significant byte of a register pair (i.e., C, E, or L).

## 98 <br> Z80 ASSEMBLY LANGUAGE SUBROUTINES

2. Transfer flag register to accumulator.
PUSH AF
POP rp
MOU A,rpl

This sequence changes register pair rp.
3. Move register pair 1 to register pair 2.

```
LD rp2l,rp11
LD rp2h,rpih
```

This sequence transfers the contents of register pair rpl to rp2 without changing rp1. Remember, EX DE,HL exchanges register pairs DE and HL specifically.
4. Move stack pointer to HL.

```
LD HL,O
ADD HL,SP
```

5. Move stack pointer to an index register.
```
LD xy,o
ADD xy,SP
```

6. Move index register to register pair.
PUSH xy
POP rp
7. Move register pair to index register.
```
PUSH rp
POF xy
```

8. Move index register IX to index register IY.

PUSH IX
POP IY
9. Move index register IY to index register IX.

PUSH IY
POP IX
10. Move HL to program counter.

```
JF (HL)
```

11. Move index register to program counter.

$$
\text { JP } \quad(x y)
$$

12. Move memory locations ADDR and $\mathrm{ADDR}+1$ (MSB in ADDR+1) to the program counter (an indirect jump).
```
LD HL, (ADDR)
JP (HL)
```

13. Move multiple (fill). Place the accumulator in successive memory locations starting at the address in register pair HL. The number of bytes to be filled (one or more) is in register $B$.

| FILBYT: | LD | (HL), A |
| :--- | :--- | :--- |
|  | INC | HL |
|  | DINZ FILBYT | FILL A MEMORY LOCATION |
|  | ;POINT TO NEXT LOCATION |  |

This routine can initialize an array or buffer. If more than 256 bytes are to be filled, the repeated block move instructions become handy. The approach is to fill the first byte from the accumulator and then use a repeated block move to fill the succeeding bytes. The destination pointer is always one byte ahead of the source pointer, so the data being moved is always the same.

| LD | (HL), A | ; Fill the first byte Manlially |
| :---: | :---: | :---: |
| LD | D, H | ; DESTINATION POINTER IS 1 BYTE UP |
| LD | E, L |  |
| INC. | DE |  |
| DEC | BC | ; COUNT DOWN 1 bYTE |
| LDIR |  | ; FILL THE REST AlITOMATICALLY |

## Exchange Instructions

1. Exchange registers using the accumulator.

$$
\begin{array}{ll}
\text { LD } & \text { A, reg1 } \\
\text { LD } & \text { reg1,reg2 } \\
\text { LD } & \text { reg2, }
\end{array}
$$

2. Exchange register pairs.

- DE with HL

EX DE,HL

- BC with HL

| PUSH RC | ;BC TO TOP OF STACK |
| :--- | :--- |
| EX HL, (SP) | $; \mathrm{BC}$ TO HL, HL TO TOF OF STACK |
| POP BC | $; H L$ TO BC |

EX HL,(SP) exchanges HL with the top of the stack.

- general, rpl with rp2

| PUSH $r p 1$ | PPUT RP1, RP2 IN STACK |
| :--- | :--- |
| PUSH rp2 | ;EXCHANGE BY POPPING IN WRONG ORDER |
| POP rP1 |  |

3. Exchange stack pointer with HL.

| EX | DE, HL | ; HL | To | DE |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| LD | HL, O | ; SP | T0 | HL |  |
| ADD | HL, SP |  |  |  |  |
| EX | DE, HL | ; SP | T0 | DE, | RESTORE |
| LD | SP, HL | ; HL | T0 | SP |  |
| EX | DE, HL | ; SP | TO | HL |  |

This procedure can be used to differentiate between the user stack and the operating system or monitor stack.
4. Exchange index register with register pair.

| PUSH $x y$ | ;SAVE INDEX REG, REG PAIR IN STACK |
| :--- | :--- |
| PUSH $r p$ | POXCHANGE BY POPPING IN WRONG ORDER |
| POP $x y$ |  |

5. Exchange index registers.

| PUSH IX | ;SAVE BOTH INDEX REGISTERS IN STACK |
| :--- | :--- |
| PUSH IY |  |
| POP IX | POP IY |

## Clear Instructions

1. Clear the accumulator.
sub A
or
XOR A
or
LD A,O
The third alternative executes more slowly and occupies more memory than the other two, but does not affect the flags.
2. Clear a register.
```
LD reg,o
```

3. Clear memory location ADDR.
```
SLIB A
LD (ADLR),A
```

or

```
LD HL,ADDR
LD (HL),O
```

The second alternative executes more slowly than the first, but does not affect the accumulator or the flags. Of course, it does use register pair HL.
4. Clear a register pair.

LD $\quad r p, 0$
5. Clear memory locations ADDR and ADDR +1 .
LD $\quad \mathrm{HL}, \mathrm{O}$
LD (ADDR), HL

HL is faster to use here than DE or BC .
6. Clear Carry flag.

ANLI A
or
OR A
Any other logical instruction (except CPL) will also clear the Carry, but these two are particularly useful because they do not change the accumulator. Remember, ANDing or ORing a bit with itself does not affect its value. To clear Carry without affecting any other flags, use the sequence

| SCF | FIRST SET CARRY FLAG |
| :--- | :--- |
| CCF | ;THEN CLEAR CARRY BY COMPLEMENTING |

7. Clear bits of accumulator.

AND MASK
; CLEAR BITS BY MASKING
MASK has 0's in the bit positions to be cleared and 1's in the positions that are to be left unchanged. For example:

AND 10111110B ; CLEAR BITS 0 ANI 6
RES can clear only one bit at a time.

## Set Instructions

1. Set the accumulator to $\mathrm{FF}_{16}$ (all l's in binary).
LD A OFFH
or
sub A DEC A
2. Set register to $\mathrm{FF}_{16}$.

LD reg, OFFH
3. Set memory location ADDR to $\mathrm{FF}_{16}$.

LD A, OFFH
LD (ADDR),A
or
LD HL,ADDR
LD (HL), OFFH
4. Set bits of accumulator.
OR MASK :SET BITS BY MASKING

MASK has l's in the bit positions to be set and 0's elsewhere. For example:
OR 10110000B ;SET EITE 4, 5, AND 7
The SET instruction can set only one bit at a time.

## BRANCH (JUMP) INSTRUCTIONS

## Unconditional Branch Instructions

1. Jump indirect.

- To address in HL

JP (HL)

- To address at the top of the stack

RET
Note that RET is just an ordinary indirect jump that obtains its destination from the
top of the stack. RET can be used for purposes other than returning from a subroutine.

- To address in DE

| EX | $\mathrm{DE}, \mathrm{HL}$ |
| :---: | :---: |
| JP | $(\mathrm{HL})$ |

- To address in BC

| LD | $\mathrm{H}, \mathrm{B}$ |
| :--- | :--- |
| LD | $\mathrm{L}, \mathrm{C}$ |
| JP | (HL) |

or
PUSH BC RET

The second alternative is much slower than the first ( 21 cycles as compared to 12 cycles), but does not change HL.

- To address in an index register

```
JF ( \(x y\) )
```

- To address in memory locations ADDR and ADDR+1

```
LD HL,ADDR
JP (HL)
;FETCH INDIRECT ADDRESS
;AND BRANCH TO IT
```

2. Jump indexed, assuming that the base of the address table is in register pair HL and the index is in the accumulator.

| ADD | A, A | ; DOUBLE INDEX FOR 2 -BYTE ENTRIES |
| :---: | :---: | :---: |
| LD | E, A | ; EXTEND INDEX TO 16 BITS |
| LD | D, 0 |  |
| ADD | HL, DE | ; CALCULATE ADIRRESS OF ELEMENT |
| LD | E, (HL) | ; FETCH ELEMENT FROM ADDRESS TABLE |
| INC: | HL |  |
| LD | D, (HL) |  |
| EX | DE, HL | ; AND JUMP TO IT |
| UP | (HL) |  |

We have assumed that the address table (jump table) consists of as many as 128 2-byte entries, stored in the usual Z80 format with the less significant byte at the lowes address. A typical table would be

| ITAB: | IW | ROUTO | ; ADDRESS ENTRY |
| :--- | :--- | :--- | :--- |
|  | IW | ROUT1 | ADDRESS ENTRY 1 |
|  | IW | ROUT2 | ;ADDRESS ENTRY 2 |

3. Jump and link; that is, transfer control to address DEST, saving the current program counter in register pair HL.
```
HERE:
```

LD
HL, HERE
DEST
; LOAD H AND L WITH LINK ; TRANSFER CONTROL

This procedure can provide a subroutine capability that does not use the stack. The subroutine can return control by adjusting the link and executing JP (HL). For example, to return control to the instruction immediately following JP DEST, the subroutine would have to add 3 to HL (since JP DEST occupies 3 bytes). Of course, the link could also be changed to HERE+3.

## Conditional Branch Instructions

## 1. Branch if 0 .

- Branch if accumulator contains 0
AND A $\quad$;TEST ACCCUMULATOR
IR
- Branch if a register contains 0

| INC | reg | ; TEST REGISTER |
| :--- | :--- | :--- |
| DEC | reg |  |
| IR | $\mathrm{z}, \mathrm{DEST}$ |  |

- Branch if memory location ADDR contains 0

| LD | HL, ADDR FTEST MEMORY LOCATION |
| :--- | :--- |
| INC | (HL) |
| DEC | (HL, |
| IR | $\mathrm{Z}, \mathrm{DEST}$ |

or

| LD | A, (ADDR $)$; TEST MEMGRY LOCATIGN |
| :--- | :--- |
| AND | A |
| JR | $Z, D E S T$ |

- Branch if a register pair contains 0

| LD | A,rph |
| :--- | :--- |
| OR | rPI |
| JR | $Z, D E S T$ |$\quad$;TEST REGISTER PAIR

- Branch if an index register contains 0

| PUSH $x y$ | ;MOVE INDEX REGISTER TO REGISTER PAIR |  |
| :--- | :--- | :--- |
| POP | rp |  |
| LD | A,rph | ;TEST REGISTER PAIR |
| OR | rPl |  |
| JR | $Z, D E S T$ |  |

- Branch if memory locations ADDR and ADDR +1 both contain 0

| LD | HL, (ADDR) |
| :--- | :--- | :--- |
| LD | $A, H$ |
| OR | L |
| NR | $\mathrm{Z}, \mathrm{DEST}$ |

- Branch if a bit of a register is 0

```
BIT N,reg ;TEST BIT N OF REGISTER
UR Z,DEST
```

Special cases are

- Branch if bit 7 of the accumulator is 0

```
AND A ;TEST BIT 7 OF ACCUMULATOR
IP F,DEST
```

or
RLA NC, DEST $\quad$ MOVE BIT 7 TO GARRY

The second alternative allows relative jumps, but it also changes the accumulator.

- Branch if bit 6 of the accumulator is 0

| ADD A, A | ;SET SIGN FROM BIT 6 |
| :--- | :--- |
| IP P,DEST | THEN TEST SIGN FLAG |

- Branch if bit 0 of the accumulator is 0

| RRA |  |
| :--- | :--- |
| JR | MOV, DEST |

- Branch if a bit of a memory location is 0

| LD | HL, ADDR |
| :--- | :--- |
| BIT | N, (HL) |
| UR | $Z$, DEST |$\quad$;TEST BIT $N$ OF MEMORY LOCATION ALILR

- Branch if interrupts are disabled (that is, if interrupt flip-flop IFF2 is 0 )

```
LD A, I
;MOVE IFF2 TO P/V FLAG
IP PO,DEST
```

The instruction LD A,I and LD A,R both move interrupt enable flip-flop IFF2 to the Parity/Overflow flag. This sequence can be used to save the current interrupt status before executing a routine that must run with interrupts disabled. That status can then be restored afterward.
2. Branch if not 0 .

- Branch if accumulator does not contain 0

```
AND A ;TEST ACCUMLLATOR
JR NZ,DEST
```


## 106

- Branch if a register does not contain 0

| INC | reg | ;TEST REGISTER |
| :--- | :--- | :--- |
| DEC | reg |  |
| JR | NZ, DEST |  |

- Branch if memory location ADDR does not contain 0

| LD | HL, ADLR |
| :--- | :--- |
| INC | $(H L)$ |
| DEC | (HL) |
| IREST MEMORY LOCATION |  |
| NZ, DEST |  |

or

```
LD A.(ADDF) :TEST MEMORY LOCATION
AND A
IR NZ,DEST
```

- Branch if register pair does not contain 0
LD A,rph
OR rpl
IR $N Z, D E S T$$\quad$;TEST REGISTER PAIR
- Branch if index register does not contain 0

| PLISH $x y$ | ;TRANSFER INDEX REGISTER TO REG PAIR |
| :--- | :--- |
| POP rp |  |
| LD A,rph | ;TEST REGISTER PAIR |
| OR rPI |  |
| IR NZ,DEST |  |

- Branch if memory locations ADDR and ADDR +1 do not both contain 0

```
LD HL.,(ADR&) ;TEST 1G-EIT NUMBER IN MEMORY
LD A,H
OR L
UR NZ,DEST
```

- Branch if a bit of a register is 1

| BIT | N, reg |
| :--- | :--- |
| UR | NZ, DEST |$\quad$ TTEST BIT N OF REGISTER

Special cases are

- Branch if bit 7 of the accumulator is 1

```
AND A ;TEST BIT 7 OF ACCUMULLATOR
JP M,DEST
```

or

```
RLAA ;MOVE BIT }7\mathrm{ TO CARFY
UR C,DEST
```

The second alternative allows relative jumps, but it also changes the accumulator.

- Branch if bit 6 of the accumulator is 1

| ADD A, A | ;SET SIGN FRGM EIT 6 |
| :--- | :--- | :--- |
| UP M, DEST | ;THEN TEST SIGN FLAG |

- Branch if bit 0 of the accumulator is 1

```
RRA ;MOVE BIT O TO CARFY
IR C.DEST ;THEN TEST CARFY
```

- Branch if a bit of a memory location is 1

| LD | $H L, A D L R$ |
| :--- | :--- |
| BIT | N, (HL) |
| UR | NZ, DEST |$\quad$;TEST BIT N OF MEMORY LOCATION ADLRR

- Branch if interrupts are enabled (that is, if interrupt flip-flop IFF2 is 1)

| LI | A, I |
| :--- | :--- | :--- |
| IF | PE, DEST |$\quad$ MOVE IFF2 TO P/V FLAG

The instructions LD A, I and LD A, R both move interrupt enable flip-flop IFF2 to the Parity/Overflow flag. This sequence can be used to save the current interrupt status before executing a routine that must run with interrupts disabled. That status can be restored afterward.
3. Branch if Equal.

- Branch if $(\mathrm{A})=$ VALUE

| CP VALUE |
| :--- | :--- |
| IR $Z, D E S T$ |$\quad ;$ COMPARE BY SUBTRACTING

The following special cases apply to any register or to a memory location addressed using HL or through indexing.

- Branch if (reg) $=1$

| DEC | reg | ;CHECK BY DECREMENTING |
| :--- | :--- | :--- |
| UR | $Z$, DEST | ;AND TESTING RESULT FOR ZERO |

This procedure can be applied to any primary register, to the memory location addressed through HL, or to memory locations addressed via indexing.

- Branch if (reg) $=\mathrm{FF}_{16}$

| INC | reg | ;CHECK BY INCREMENTING |
| :--- | :--- | :--- |
| UR | $Z, D E S T$ | ;AND TESTING RESULT FOR ZERO |

This procedure can be applied to any primary register, to the memory location addressed through HL, or to memory locations addressed via indexing.

- $\operatorname{Branch}$ if $(\mathrm{A})=(\mathrm{reg})$

| $C F$ | reg |
| :--- | :--- | :--- |
| IR | $Z, \mathrm{DEST}$ |$\quad$;COMPARE BY SUBTRAC:TING

- Branch if $(\mathrm{A})=(\mathrm{ADDR})$

| LD | HL, ADDR |
| :--- | :--- |
| CP | (HL) |
| IR | $Z, D E S T$ |$\quad$;COMPARE BY SURTRACTING

- Branch if (rp) = VAL16

| LD | HL,VALIG |  |
| :--- | :--- | :--- |
| AND | A |  |
| SBC | HL,rP | ;CLEAR CARRY |
| IR | Z, DEST |  |

Carry must be cleared, since the Z80 lacks a 16-bit subtract instruction without Carry. Note that the two's complement of VAL16 cannot be added using ADD HL, since that instruction does not affect the Zero flag.

- Branch if $(H L)=(r p)$

| AND | A | ;CLEAR CARRY |
| :--- | :--- | :--- |
| SER | HL,rp |  |
| $J R$ | $Z, D E S T$ |  |

Note: Do not use either of the next two sequences to test for stack overflow or underflow, since intervening operations could change the stack pointer by more than 1 .

- Branch if $(\mathrm{SP})=$ VAL1 16

| LD | HL, VAL 16 |  |
| :--- | :--- | :--- |
| AND | A |  |
| SRC | HL, SP | ;LEAR CARRY |
| JR | $\mathrm{Z}, \mathrm{DEST}$ |  |

- Branch if $(\mathrm{SP})=(\mathrm{HL})$

| AND | $A$ | ; CLEAR CARRY |
| :--- | :--- | :--- |
| SRC | $H L, S P$ |  |
| $J R$ | $Z, D E S T$ |  |

- Branch if $(x y)=$ VAL16

| PUSH $x y$ | ; MOVE INDEX REGISTER TO REGISTER PAIR |
| :--- | :--- |
| POF rP |  |
| LD HL,VAL 16 | ;THEN COMPARE REGISTER PAIR, VAL1G |
| AND A | ;CLEAR CARRY |
| SBC HL,SP |  |
| JR $Z$, DEST |  |

ADD xy cannot be used to add the two's complement of VAL16, since ADD xy does not affect the Zero flag.
4. Branch if Not Equal.

- Branch if $(A) \neq$ VALUE

| CP | VALUE |
| :--- | :--- |
| IR | NZ,DEST |

The following special cases apply to any register or to a memory location addressed using HL or through indexing.

- Branch if (reg) $\neq 1$

| DEC | reg | ;CHECK BY DECREMENTING |
| :--- | :--- | :--- |
| JR | NZ, DEST | ;AND TESTING RESILT FOR ZERO |

- Branch if (reg) $\neq \mathrm{FF}_{16}$

| INC | reg | ;CHECK BY INC:REMENTING |
| :--- | :--- | :--- |
| UR | NZ, DEST | ;AND TESTING RESIILT FOR ZERO |

- Branch if $(\mathrm{A}) \neq$ (reg)

CP reg ;COMFARE BY SUBTRACTING
IR NZ, DEST

- Branch if $(A) \neq(A D D R)$

```
LD HL,ADDR ;COMPARE BY SUBTRACTING
CP (HL)
IR NZ,DEST
```

- Branch if ( rp ) $\neq$ VAL16

| LD | HL, VAL16 |  |
| :--- | :--- | :--- |
| AND | A |  |
| SBC | HL, rP | ;CLEAR CARRY |
| IR | NZ, DEST |  |

- Branch if (HL) $\neq$ (rp)

```
AND A ;CLEAR CARRY
SBC HL,rP
IR NZ,DEST
```

Note: You should not use either of the next two sequences to test for stack overflow or underflow, since intervening operations could change the stack pointer by more than 1 .

- Branch if (SP) $\neq$ VAL16

| LD | HL, VAL 16 |  |
| :--- | :--- | :--- |
| AND | A |  |
| SRC | HL,SP | CLEAR CARRY |
| IR | NZ, DEST |  |

- Branch if (SP) $\neq(\mathrm{HL})$

| AND | $A$ | A |
| :--- | :--- | :--- |
| $S B C$ | $H L, S P$ | ClEAR CARFY |
| IR | $N Z, D E S T$ |  |

- Branch if ( xy ) $\neq$ VAL16
PUSH xy $\quad$ MOF mp
POF INDEX REGISTER TO REGISTER PAIR


ADD xy cannot be used to add the two's complement of VAL16, since ADD xy does not affect the Zero flag.
5. Branch if Positive.

- Branch if contents of accumulator are positive

| AND | A |
| :--- | :--- |
| F, DEST |  |

- Branch if contents of a register are positive

| INC | reg | ;TEST REGISTER |
| :--- | :--- | :--- |
| DEC | reg |  |
| JP | $\mathrm{F}, \mathrm{DEST}$ |  |

- Branch if contents of memory location ADDR are positive

```
LD HL,ADDR ;TEST MEMORY LOCATION
INC (HL)
DEC (HL)
IP P,DEST
```

or

| LD | A, (ADDR) |
| :--- | :--- |
| AND | A |
| IP | P, DEST |

- Branch if contents of a register pair are positive

```
INC rph ;TEST MORE SIGNIFICANT BYTE ONLY
DEC rph
IP P,DEST
```

- Branch if contents of index register are positive

| PUSH $x y$ | ; TRANSFER INDEX REGISTER TO AF |  |
| :--- | :--- | :--- |
| POF | AF | A |
| AND | A | TEST MORE SIGNIFICANT BYTE ONLY |
| JP | PEST |  |

- Branch if 16 -bit number in memory locations ADDR and ADDR+1 (MSB in $\mathrm{ADDR}+1$ ) is positive

| LD | A, (ADDR +1$) \quad$ :TEST MORE SIGNIFICANT BYTE ONLY |
| :--- | :--- |
| AND | A |
| $\mathbb{I}$ | P, DEST |

or

| $\operatorname{Ln}$ | $H L, A D N R+1$ |
| :--- | :--- |
| $\operatorname{BIT}$ | $7,(H L)$ |
| $\operatorname{IR}$ | $Z, D E S T$ |$\quad ; T E S T$ SIGN EIT OF MSB

6. Branch if Negative.

- Branch if contents of accumulator are negative

| ANI | A | : TEST ACCUMIILATIR |
| :---: | :---: | :---: |
| JP | M, DEST |  |

- Branch if contents of a register are negative

| INC. reg | [TEST PRIMARY REGISTER |
| :--- | :--- |
| DEC: | reg |
| IF | M, DEST |

- Branch if contents of memory location ADDR are negative

| LD | HL, ADAR |  |
| :--- | :--- | :--- |
| INC: | $(H L)$ |  |
| DEC | $(H L)$ |  |
| IP TEST MEMORY LOCATION |  |  |
| $M, D E S T$ |  |  |

or

| LD | A, (ADDR) |
| :--- | :--- |
| AND AEST MEMORY LOCATION |  |
| IP M, DEST |  |

- Branch if contents of a register pair are negative

| INC | rph |
| :--- | :--- |
| DEC | rph |
| $I P$ | M, DEST |$\quad$;TEST MORE SIGNIFICANT BYTE ONLY

- Branch if contents of an index register are negative

| PUSH XY | :MOVE INDEX REGISTER TO AF |
| :--- | :--- |
| POF AF |  |
| AND A |  |
| IP M, DEST | TEST MORE SIGNIFICANT BYTE ONLY |

- Branch if 16 -bit number in memory locations ADDR and ADDR+1 (MSB in $\mathrm{ADDR}+1$ ) is negative
LD A, (ADDR + 1) ; TEST MORE SIGNIFICANT BYTE ONLY
AND A
JP M, DEST
or

| LD | HL, ADDR +1 |
| :--- | :--- | :--- |
| BIT | 7 (HL) $)$ |
| UR | NZ, DEST |

7. Signed Branches.

These sequences must allow for two's complement overflow. After a comparison, the setting of the Parity/Overflow flag indicates that overflow occurred. The branches are JP PE (Branch on Overflow) and JP PO (Branch on No Overflow). The idea then is to force a branch if the specified condition holds and overflow did not occur (a true positive), or if the condition does not hold but overflow did occur (a false negative). The operand in the initial comparison (indicated as oper) could be a data byte, a register, (HL), or an indexed address.

- Branch if accumulator is greater than other operand (signed)


This sequence forces a branch if the result is greater than 0 and overflow did not occur, or if the result is less than 0 but overflow did occur.

- Branch if accumulator is greater than or equal to other operand (signed)

|  | CP | OPER | ;PERFORM COMPAFIGON |
| :--- | :--- | :--- | :--- |
|  | UP | PE,CHRUS | ;BRANCH IF QVERFLOW OCCURRED |
|  | UF | P, DEST | ;BRANCH IF NO QVERFLOW, PQSITIVE |
|  | UR | DONE |  |
| CHRVS: | IP | M,DEST | ;BRANCH IF OVEFFLOW, NEGATIVE |

This sequence forces a branch if the result is greater than or equal to 0 and overflow did not occur, or if the result is less than 0 but overflow did occur.

- Branch if accumulator is less than other operand (signed)

|  | CP | oper | P PERFORM COMPARISON |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | UP | PE, CHRVS | ; BRANCH I | IF | OVERFLOW | OCCORRED |
|  | UP | M, DEST | ; BRANCH I | IF | NO QVERFL | OW, NEGATIVE |
|  | . IR | DONE |  |  |  |  |
| CHRVS: | IP | P, DEST | ; BRANCH | IF | QVERFLOW, | POSITIVE |
| DONE: | NOP |  |  |  |  |  |

This sequence forces a branch if the result is less than 0 and overflow did not occur, or if the result is greater than or equal to 0 and overflow did occur.

- Branch if accumulator is less than or equal to other operand (signed)

|  | CP | oper | ; PERFORM | MP | RRISON |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | JP | PE,CHRVS | ; BRANCH IF |  | RFLOW OCO | IRFED |
|  | UP | M, DEST | ; BRANCH IF | NO | QVERFLOW, | NEGATIVE |
|  | JR | Z, DEST | ; BRANCH IF | NO | QVERFLOW, | ZERD |
|  | JR | DONE |  |  |  |  |
| CHRVS: | JP | M, DONE |  |  |  |  |

```
DONE: IR NZ, DEST ; BRANCH IF OVERFLOW, POSITIVE
```

This sequence forces a branch if the result is less than or equal to 0 and overflow did not occur, or if the result is greater than 0 and overflow did occur.
8. Branch if Higher (Unsigned).

Branch if the operands being compared are not equal and the comparison does not require a borrow. The special problem here is avoiding a branch when the operands are equal.

- Branch if $(\mathrm{A})>$ VALUE (unsigned)

|  | CP | value | - COMPARE BY SUBTRAC:TING |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | UR | C., DONE | ; NO BRANCH | If | EORROW | NEE[ |  |
|  | JR | NZ, DEST | ; BRANCH IF | No | BORRIOW, | NOT | EQUAL |
| DONE: | NOP |  |  |  |  |  |  |

Comparing equal numbers clears Carry. An alternative approach is

| CP | VALUE+1 |
| :--- | :--- |
| IR COMPAFE BY GUBTRACTING VALUE +1 |  |
| NC, DEST | ;BRANCH IF NO BORROW NEELED |

- Branch if $(\mathrm{A})>($ reg $)$ (unsigned)

or

| LD | regi,A | ;FORM REG - A |
| :--- | :--- | :--- |
| LD | $A, r e g$ |  |
| $C P$ | regi |  |
| IR | NC. DEST |  |

or

| INC reg | ;FORM A - REO - 1 |  |
| :--- | :--- | :--- |
| CP | reg |  |
| IR | NC, DEST | ;BRANCH IF NO EORROW NEEDED |

In the third alternative, we could replace $I N C$ reg with $D E C A$, thus changing the accumulator instead of the register.

- Branch if $(\mathrm{A})>(\mathrm{ADDR})$ (unsigned)

|  | LD | HL, ADLIR |  |
| :--- | :--- | :--- | :--- |
|  | CP | (HL) | ;COMPARE BY SUETRACTING |
|  | IR | C, DONE | ;NO BRANCH IF BORROW NEEDED |
| DONE: | IR | NZ, DEST | ;BRANCH IF NO BORROW, NOT EQUIAL |

or

| LD | reg, A | ;FORM (ADLR) - A |
| :--- | :--- | :--- |
| LD | A, (ADNR) |  |
| $C P$ | reg |  |
| IR | C,DEST | ;BRANCH IF BORROW NEELIED |

- Branch if (HL) $>$ (rp) (unsigned)

```
SCF :SET CARRY FLAG
SBC HL,rP
UR NC,DEST ; BRANCH IF NO BORROW NEEDED
```

- Branch if (HL) > VAL16 (unsigned)

```
LD rP,-VALIG-1 ;FORM HL - VAL16 - 1
ADD HL,rP
IR C,DEST ;BRANCH IF NO BORROW NEEDED
```

Carry is an inverted borrow here, since we are subtracting by adding the two's complement.

- Branch if (SP) $>$ (HL) (unsigned)

```
AND A :CLEAR CARRY FLAG
SBC: HL,SP
UR C;,DEST
```

- Branch if (SP) $>$ VAL. 16 (unsigned)

| $\operatorname{LD}$ | $H L,-V A L 16-1$ | $; F O R M S P-V A L 1 G-1$ |
| :--- | :--- | :--- |
| $A D D$ | $H L, S P$ | ;BRANCH IF NO EDRROW GENERATED |
| UR | $C, D E S T$ |  |

- Branch if (xy) > VAL16 (unsigned)

| LD | rp, -VAL $16-1$ | ;FQRM XY - VALIS - 1 |
| :--- | :--- | :--- |
| ADD | $\therefore y, r p$ | ;BRANCH IF NO EORROW GENERATED |
| IR | C,DEST |  |

- Branch if (xy) $>$ (HL) (unsigned)

| PUSH $x y$ | ;MOVE INDEX REGISTER TO REGISTER PAIR |
| :--- | :--- |
| POF rP |  |
| AND A | ;CLEAR CARRY FLAG |
| GEC HL,rP |  |

9. Branch if Not Higher (Unsigned).

Branch if the operands being compared are equal or the comparison requires a borrow. The special problem here is forcing a branch if the operands are equal.

- Branch if $(\mathrm{A}) \leq$ VALUE (unsigned)

| CP | VALUE | ;COMPARE BY SUBTRAIGTING |
| :--- | :--- | :--- |
| IR | C.,DEST | ;BRANCH IF BORROW NEELIED |
| IR | $Z$, DEST | ; OR IF EQUAL |

```
CP VALLEE+1 ;COMFARE BY SUBTRAETING VALUE+1
IR C.,DEST ;BRANCH IF BORROW NEEDED
```

- Branch if $(\mathrm{A}) \leq(r e g)$ (unsigned)

| CP | reg | ;COMFARE BY SUBTRACTING |
| :--- | :--- | :--- |
| UR | $C, D E S T$ | BRANCH IF BORFIOW NEELED |
| IR | $Z, D E S T$ | ; OR IF EQUAL |

or

| LD | regi,A | ;FORM REG - A |
| :--- | :--- | :--- |
| LD | A,reg |  |
| $C P$ | reg1 |  |
| IR NC, DEST | ;BRANCH IF NO EORROW NEEDED |  |

or


In the third alternative, we could replace INC reg with DEC A, thus changing the accumulator instead of the register.

- Branch if $(\mathrm{A}) \leq(\mathrm{ADDR})$ (unsigned)

| LD | HL, ADDR |
| :--- | :--- |
| CF |  |
| IRL) | :COMFARE BY SUETRAETING |
| IR | C,DEST |

or

| LD | reg, $A$ | ;FORM (ADDR) - A |
| :--- | :--- | :--- |
| LD | (ADLR), A |  |
| CP | reg |  |
| IR | NC, DEST | :BRANCH IF NO EORROW NEELIED |

- Branch if (HL) $\leq(r p)$ (unsigned)

```
SCF ;SET CARRY FLAG
SBC HL,rp ;FORM HL - FFF - 1
IR C,DEST ;BRANCH IF BORROW NEEIED
```

- Branch if $(\mathrm{HL}) \leq$ VAL16 (unsigned)

```
LD rp,-VAL16-1
```


IR NC, DEST ;BRANCH IF BORROW NEEDED

- Branch if $(\mathrm{SP}) \leq(\mathrm{HL})$ (unsigned)

| AND | $A$ | ; CLEAR CARFY |
| :--- | :--- | :--- |
| SBE: | $H L, S P$ | ;FORM HL - SP |
| IR | NC, DEST | ;BRANCH IF NO BORROW NEEDED |

- Branch if (SP) $\leq$ VAL16 (unsigned)

| LD | $H L,-V A L 16-1$ | ;FORM SP - VAL $16-1$ |
| :--- | :--- | :--- |
| ADD | $H L, S P$ |  |
| IR | NC, DEST | ;BRANCH IF BORROW NEEIED |

- Branch if (xy) $\leq$ VAL16 (unsigned)

| LD | rp, -VAL 16-1 | ;FORM XY - VAL 1G-1 |
| :---: | :---: | :---: |
| ALID | ry,rp |  |
| IR | NC, DEST | ; BRANCH IF BORROW NEEDI |

- Branch if $(x y) \leq(H L)$ (unsigned)

| PUSH | $x y$ | ; MOVE INDEX REGISTER | TU REGISTEF PAIR |
| :---: | :---: | :---: | :---: |
| PGF' | rp |  |  |
| AND | A | ; CLEAR CARFY |  |
| SBC: | HL, rep | ; FORM HL - XY |  |
| JR | NC, DEST | ; BRANCH IF NO BORRIOW | NEEDIED |

10. Branch if Lower (Unsigned). Branch if the unsigned comparison requires a borrow.

- Branch if (A) < VALUE (unsigned)

| $C P$ | VALUE | ;COMFARE BY SUBTRACTING |
| :--- | :--- | :--- |
| IR | C,DEST | ;BRANCH IF BORFOW NEELEED |

- Branch if $(\mathrm{A})<$ (reg) (unsigned)

| CP reg | ;COMFARE BY SUBTRACTING |
| :--- | :--- |
| IR $\mathrm{C}, \mathrm{DEST}$ | ;BRANCH IF BORROW NEELED |

- Branch if (A) < (ADDR) (unsigned)

| LD | HL, ADDR |
| :--- | :--- |
| CP | (HL) |
| UR | C, DEST |

;COMPARE BY SUBTRACTING

- Branch if (HL) $<(\mathrm{rp})$ (unsigned)

```
AND A ;FORM HL - RP
SBC HL,rP
IR C.DEST ; BRANCH IF BORROW NEELIED
```

- Branch if (HL) < VAL16 (unsigned)

| LD | rp,-VAL 16 | ;FORM HL - VAL 16 |
| :--- | :--- | :--- |
| ADD | $H L, r P$ | ;BRANCH IF BORROW NEEDED |
| JR | NC, DEST |  |

- Branch if (SP) $<$ (HL) (unsigned)

| SCF |  | ;FORM HL - SP-1 |
| :--- | :--- | :--- |
| SBC | $H L, S P$ | ;BRANCH IF NO BORFOW NEEDED |
| JR | NC,DEST |  |

- Branch if $(\mathrm{SP})<$ VAL16 (unsigned)

```
LD HL,-VAL16 ;FORM SF-VAL1E
ADD HL,SP
IR NC,DEST ;BRANCH IF NO EORFOW NEELIED
```

- Branch if (xy) < VAL16 (unsigned)

| LD | rp,-VAL1 6 | ;FORM $X Y-$ VAL 16 |
| :--- | :--- | :--- |
| ADD | $x y, r P$ |  |
| IR | NC, DEST | ;BRANCH IF NO EORROW NEEDED |

- Branch if (xy) $<(\mathrm{HL})$ (unsigned)

| PUSH $x y$ | ;MOVE INDEX REGISTER TO REGISTER PAIR |
| :--- | :--- |
| PGF $r P$ | ;FORM HL $-X Y-1$ |
| SCF |  |
| SEC HL, $P$ P | ;BRANCH IF NO BORROW NEEDED |

11. Branch if Not Lower (Unsigned). Branch if the unsigned comparison does not require a borrow.

- Branch if $(\mathrm{A}) \geq$ VALUE (unsigned)

| CP | VALUE | ;COMPARE BY GUBTRACTING |
| :--- | :--- | :--- |
| IR | NC.DEST | ;BRANCH IF NO BORROW NEEDED |

- Branch if $(\mathrm{A}) \geq$ (reg) (unsigned)

| CP reg | ;COMPARE BY SUBTRACTING |
| :--- | :--- |
| UR $N C, D E S T$ | ;BRANC:H IF NO BORROW NEEDED |

- Branch if $(\mathrm{A}) \geq$ (ADDR) (unsigned)

| LD | HL, ADDR |
| :--- | :--- |
| CP | HL) |

```
;COMPARE BY SUBTRACTING
; BRANCH IF NO BORROW NEELIED
```

- Branch if (HL) $\geq$ (rp) (unsigned)

AND A


IR NC, DEST ;BRANCH IF NO BORROW NEEDED

- Branch if (HL) $\geq$ VAL16 (unsigned)

| LD | rp, -VAL 16 | ;FORM HL - VAL 16 |
| :--- | :--- | :--- |
| ADD | $H L, r p$ | ;BRANCH IF NO EORROW NEEDED |
| IR | C, DEST |  |

- Branch if $(\mathrm{SP}) \geq$ (HL) (unsigned)

```
SCF
SBC: HL,SP
UR C,DEST
;FQRM HL - SP-1
; BRANCH IF BORROW NEEDED
```

- Branch if (SP) $\geq$ VAL16 (unsigned)

| LI | $H L,-V A L 16$ | ; FORM SF - VAL 16 |
| :--- | :--- | :--- |
| ADID | $H L$, rP |  |
| IR | C, DEST | BRANCH IF NO EIORFOW NEEDED |

- Branch if $(x y) \geq$ VAL16 (unsigned)

```
LD rP,-VALIG ;FORM XY - VAL1G
ADD xy,GP
IR C:DEST ;BRANCH IF NO BORROW NEEDED
```

- Branch if (xy) $\geq$ (HL) (unsigned)

| PUSH $x y$ | ; TRANSFER INDEX REG TO REGISTER PAIR |  |
| :--- | :--- | :--- |
| POF | rP | ;FORM HL $-X Y-1$ |
| SCF |  |  |
| SBC | HL,rP |  |
| IR | C,DEST | ;BRANCH IF BIRROW NEEDED |

## SKIP INSTRUCTIONS

Skip instructions can be implemented on the Z80 microprocessor by using jump instructions with the proper destination. That destination should be one instruction beyond the one that follows the jump sequentially. The actual number of bytes skipped will vary, since Z 80 instructions vary from one to four bytes in length.

## SUBROUTINE CALL INSTRUCTIONS

## Unconditional Call Instructions

An indirect call on the Z 80 microprocessor can be implemented by calling a routine that performs an indirect jump. An RET instruction at the end of the subroutine will then transfer control back to the original calling point. The main program performs

CALL TRANS
where subroutine TRANS transfers control to the ultimate destination. Note that TRANS ends with a jump, not with a return. Typical TRANS routines are

- To address in HL
TRANS: IP (HL.) EENTRY PQINT IN HL
- To address in an index register
TRANS: UP (xy) ENTRY FOINT IN AN INDEX REGISTER
- To address in DE

TRANS: EX DE,HL ;ENTRY POINT IN DE

- To address in BC

TRANS:

| LD | $H, B$ |
| :--- | :--- |
| LD | $L, C$ |
| LP | $(H L)$ |

; ENTRY PQINT IN EC:
or
TRANS: FLISH BC. $\quad$ ENTFY FUINT IN EC.

The second alternative is longer, but leaves HL unchanged.

- To address in memory locations ADDR and ADDR+1

TRANS: LI HL, (ADDR) ; ENTRY FOINT AT ALIDR

- To address at the top of the stack. Here we must exchange the return address with the top of the stack. This can be done in the main program as follows:

| LD | HL, RETPT | ;GET RETURN PQINT ADIDRESS |
| :--- | :--- | :--- |
| EX | $H L,(S P)$ | ;PUT RETURN ADDRESS ON STACK |
| IF | (HL) | ;AND IUMP TO OLD TOP OF STACK |

The exchange can allow later resumption of a suspended program or provide a special exit to an error-handling routine.

You can implement indexed calls in the same way as indirect calls. The CALL instruction transfers control to a routine that performs an indexed jump as shown earlier. That routine ends with an ordinary jump instruction (typically JP (HL)) that does not affect the stack. An RET instruction at the end of the actual subroutine will therefore transfer control back to the original calling point.

If the main program executes CALL JMPIND with the index in the accumulator and the starting address of the jump table in register pair HL, the indexed jump routine is

IMPINL:

| ADD | A, A | ; DOUBLE INLEX FOR 2-BYTE ENTRIES |
| :---: | :---: | :---: |
| LD | E, A | ; EXTEND INDEX TO 16 BITS |
| LD | L, O |  |
| ADD | HL, DE | ; CALCLILATE ADDRESS OF ELEMENT |
| LD | E, (HL) | ; FETCH ELEMENT FROM ADDRESS TAELE |
| INC: | HL |  |
| LD | D, (HL) |  |
| EX | DE, HL | ; AND \IIMP TO IT |
| UP | (HL) |  |

One problem with indexed and indirect calls is that the transfer routines may interfere with the subroutines. For example, the indexed jump routine JMPIND changes the accumulator, register pair DE, register pair HL, and the flags. Thus, none
of these registers can be used to pass parameters to the subroutine. The programmer must always remember that the intermediate transfer routines are interposed between the main program and the actual subroutine. A similar interposition occurs when operating system routines transfer control from one task to another or from a main program to an I/O driver or an interrupt service routine.

## Conditional Call Instructions

Conditional calls can be implemented on the Z80 by using the sequences shown for conditional branches. The only change is that jumps to the actual destination must be replaced with calls (for example, replace JR NZ,DEST with CALL NZ,DEST or JP P,DEST with CALL P,DEST).

## SUBROUTINE RETURN INSTRUCTIONS

## Unconditional Return Instructions

The RET instruction returns control automatically to the address saved at the top of the stack. If the return address is saved elsewhere (for example, in a register pair or in two fixed memory locations) you can transfer control to it by performing an indirect jump.

## Conditional Return Instructions

Conditional returns can be implemented on the Z 80 microprocessor by using the sequences shown earlier for conditional branches. The only change is that you must replace jumps to the actual destination with RETs (for example, replace JR NC, DEST with RET NC or JP M,DEST with RET M).

## Return with Skip Instructions

- Return control to the address at the top of the stack after it has been incremented by an offset NEXT. This sequence lets you transfer control past parameters, data, and other non-executable items.

| POP | DE | ;GET RETURN ADLIRESS |
| :--- | :--- | :--- |
| LD | HL,NEXT | ;OFFSET TO NEXT EXECUTABLE INSTRUCTIION |
| ADD | HL, LIE |  |
| IP | (HL) | ;AND RETURN |

- Change the return address to RETPT. Assume that the return address is currently stored at the top of the stack.

```
LD HL,RETPT ;CHANGE RETURN ADDRESS TO RETPT
EX HL, (SF)
```

EX HL,(SP) exchanges HL with the top of the stack. This procedure allows you to force a special exit to an error routine or other exception-handling program without changing the logic of the subroutine or losing track of the original return address.

## Return from Interrupt Instructions

If the initial portion of the interrupt service routine saves all the primary registers and the index registers with the sequence

```
PUSH AF ;SAVE PRIMARY FEGISTERS
PUSH EC
PIISH DE
FUSH HL
PUSH IX
PUSH IY
```

a standard return sequence is

| POF | IY | ;RESTORE INDEX REGISTEFG |
| :--- | :--- | :--- |
| POF | IX |  |
| POF | HL | ;RESTORE PRIMARY FEGISTERS |
| POF | IE |  |
| PGF | EL |  |
| POF | AF |  |
| EI |  |  |
| RETI | FEENABLE INTERRUFTS |  |

The order of restoration is the opposite of the order in which the registers were saved. The instruction EI must come immediately before RETI to avoid unnecessary stacking of return addresses.

## MISCELLANEOUS INSTRUCTIONS

In this category, we include no operations, push, pop, halt, wait, trap (break or software interrupt), decimal adjust, enabling and disabling of interrupts, translation (table lookup), and other instructions that do not fall into any of the earlier categories.

1. No Operation Instructions.

Like NOP itself, any LD instruction with the same source and destination register does nothing except advance the program counter. These additional no-ops are

| LD | $A, A$ |
| :--- | :--- |
| $L D$ | $E, E$ |
| $L D$ | $C, C$ |
| $L D$ | $D, D$ |
| $L D$ | $E, E$ |
| $L D$ | $H, H$ |
| $L D$ | $L, L$ |

2. Push Instructions.

- Push a single register ( $\mathrm{A}, \mathrm{B}, \mathrm{D}$, or H )

| PUSH rp | ;PUSH THE REGISTER FAIR |
| :--- | :--- |
| INC SP | ;BUT DROP THE LESS SIGNIFICANT HALF |

The register pair could be AF. Programmers generally prefer to combine byte-length operands or simply waste a byte of the stack rather than attempt to push a single byte.

- Push memory location ADDR

| LD A, (ADDR) | ;OBTAIN. DATA FROM MEMORY |
| :--- | :--- |
| PUSH AF | ;PUSH DATA, FLAGS |
| INC: SF | ;THEN DROF THE FLAGS |

ADDR could be an external priority or control register (or a copy of an external register).

- Push memory locations ADDR and ADDR+1

```
LD HL,(ADRR) ;PUSH A PAIR OF MEMORY LOCATIONS
FUSH HL
```

- Push the interrupt flip-flop IFF2

```
LD A, I
FUSH AF
```

This sequence allows you to save the interrupt status in the Parity/Overflow flag (bit 2 of register $F$ ) for later restoration.
3. Pop (Pull) Instructions.

- Pop a single register (A, B, D, or H), assuming that it has been saved as shown previously

| DEC: | SP | ;BACK UF THE STACK FOINTER |
| :--- | :--- | :--- |
| FOP | rp | ;POF THE REGISTER PAIR |

This sequence changes the less significant half of the register pair unpredictably.

- Pop memory location ADDR, assuming that it has been saved at the top of the stack

| DEC | SP | BACK UF THE STACK POINTER |
| :--- | :--- | :--- |
| POF AF | ;POP ACCUMLLATOR AND FLAGS |  |
| LD (ADDR), A | ;RESTORE DATA TO MEMORY |  |

This sequence changes the flags unpredictably. ADDR could be an external priority or control register (or a copy of an external register).

- Pop memory locations ADDR and ADDR +1 , assuming that they were saved as shown previously
FOF HL
LD (ADLIR),HL

Sometimes you must push and pop key memory locations and other values beside the registers.

- Restore interrupt status, assuming that it has been saved at the top of the stack.


The interrupt flip-flop IFF2 is saved in the Parity/Overflow flag; interrupts were previously enabled if that flag is 1 and disabled if it is 0 .

## Wait Instructions

The simplest way to implement a wait on the Z 80 microprocessor is to use an endless loop such as

```
HERE: JF HERE
```

The processor will execute JP until it is interrupted and will resume executing it after the interrupt service routine returns control. Of course, regular interrupts must have been enabled (with EI) or the processor will execute the endless loop indefinitely. The non-maskable interrupt can interrupt at any time without being enabled.

## Trap Instructions

The common Z80 traps (also called breaks or software interrupts) are the RST instructions (see the list in Table 1-9). RST n calls the subroutine starting at address $n$. Thus, for example, RST 0 transfers control to memory address 0000 after saving the current program counter in the stack. Similarly, RST 30 H transfers control to memory address $0030_{16}$ after saving the current program counter in the stack. The interrupt system generally uses the RST instructions, but the programmer can dedicate unused ones to common subroutines, error traps, or supervisor entry points. RST then serves as a 1-byte call.

## 124 Z80 ASSEMBLY LANGUAGE SUBROUTINES

## Adjust Instructions

1. Branch if accumulator does not contain a valid decimal (BCD) number.

| LD | reg, $A$ | ; Save copy of | ACCLIMULATOR |
| :---: | :---: | :---: | :---: |
| ADD | A, 0 | ; THEN DECIMAL | ADILIST ACCUMLILATOR |
| LIAA |  |  |  |
| CMP | reg | ; DID DEC.IMAL | DLUST CHANGE A? |
| UR | NZ, DEST | ; YES, A WAS N | T DECIMAL |

2. Decimal increment accumulator (add 1 to A in decimal).
```
ADD A,1 ;ADD 1 IN DECIMAL
IIAA
```

3. Decimal decrement accumulator (subtract 1 from A in decimal).
```
SUE 1 ;SUBTRACT 1 IN DECIMAL
IIAA
```

or
ADD A,99H ; SUBTRACT 1 BY ADDING 99 DAA

The second alternative is compatible with the 8080 and 8085 processors, where DAA works properly only after addition instructions.

## Enable and Disable Interrupt Instructions

1. Enable interrupts but save previous value of interrupt flip-flop 2 (the interrupt status).

| LD A, I | ;MOVE INTERRUPT FLIP-FLOF TO F/V FLAG |
| :--- | :--- |
| PUSH AF | SAVE OLD IFF IN STACK |
| EI | ;THEN ENABLE INTERRUFTS |

2. Disable interrupts but save previous value of interrupt flip-flop 2 (the interrupt status).
```
LD A, I
PUSH AF ;SAVE OLD IFFZ IN STACK
; MOVE INTERRUPT FLIF-FLOF TO F/V FLAG
DI ; THEN IISABLE INTERRHPTS
```

3. Restore interrupt status, assuming that it is currently saved in the Parity/ Overflow flag at the top of the stack.

| POF AF | ; OBTAIN PREVIOUS INTERRUFT STATUS |
| :--- | :--- |
| IP | PE, ENABLE |


|  | DI |
| :--- | :--- | :--- |
|  | ;NO, THEN DISABLE THEM NOW |
| ENABLE: | EI |
| DONE: | NOP |

After LD A,I or LD A,R, JP PE means "branch if interrupts are enabled," while JP PO means "branch if interrupts are disabled."

## Translate Instructions

1. Translate the accumulator into the corresponding entry in a table starting at the address in register pair HL.

| LD | E, A | ;EXTEND OPERAND TO $16-B I T$ INIEX |
| :--- | :--- | :--- |
| LD | $\mathrm{I}, 0$ |  |
| ADD | $H L, D E$ | ; USE OPERAND TO ACCESS TAELE |
| LD | $A,(H L)$ | ;REPLACE OPERAND WITH TABLE ENTFY |

This procedure can be used to convert data from one code to another.
2. Translate the accumulator into the corresponding 16-bit entry in a table starting at the address in register pair HL. Place the entry in HL.

```
ex de,hl ; move stafting admress to de
LD L,A ;EXTEND OPERAND TO 16-EIT INDEX
LD H,O
ADD HL,HL ; DOUBLE INDEX FOR 2-byTE ENTRIES
adD HL,DE ;CALCULATE indiexEd adDRESS
LD E,(HL) ;OBTAIN ENTRY
INC. HL
LD D, (HL)
EX DE,HL ;MOVE ENTRY TO HL
```

Using ADD HL, HL to double the operand allows it to take on any 8-bit value (using ADD A,A would limit us to values below 128).

## Miscellaneous Instructions

1. Allocate space on the stack; decrease the stack pointer to provide NUM empty locations at the top.

| LD | HL, | $-N L M M$ |
| :--- | :--- | :--- |$;$ ADD NUM EMPTY BYTES TO TOP OF STACK

An alternative is a series of DEC SP instructions.
2. Deallocate space from the stack; increase the stack pointer to remove NUM temporary locations from the top.

| LD | $\mathrm{HL}, \mathrm{NUM}$ | ; DELETE NIIM BYTES FFOM STAEK |
| :--- | :--- | :--- |
| ALID | $\mathrm{HL}, \mathrm{SF}$ |  |
| LD | $\mathrm{SP}, \mathrm{HL}$ | $; \mathrm{SF}=\mathrm{SF}+\mathrm{NI} M$ |

An alternative is a series of INC SP instructions.

## ADDITIONAL ADDRESSING MODES

- Indirect Addressing. Indirect addressing can be provided on the Z 80 processor by loading the indirect address into register pair HL. Then addressing through HL provides the equivalent of true indirect addressing. This is a two-step process that generally requires HL, although BC or DE can be employed to load and store the accumulator. The index registers may also be used, although at the cost of extra execution time and memory. Note that indexed addressing with a 0 offset is simply a slow version of indirect addressing.


## Examples

1. Load the accumulator indirectly from the address in memory locations ADDR and ADDR+1.

| LD | $H L,(A D D R)$ | FFETCH INDIRECT ADIDRESS |
| :--- | :--- | :--- |
| LD | $A,(H L)$ | FFETCH IAATA INDIRECTLY |

or

$$
\begin{array}{ll}
\text { LD } x y,(A D D R) & \text {;FETCH INDIRECT ADDRESS } \\
\text { LD } A,(x y+0) & \text {;FETCH DATA INDIRECTLY }
\end{array}
$$

2. Store the accumulator indirectly at the address in memory locations ADDR and ADDR +1 .
$\begin{array}{ll}\operatorname{LD} & H L,(A D D R) \\ (H L), A\end{array}$
;FETCH INDIRECT ALILRESS ; STORE LIATA INDIFECTLY
or

$$
\begin{array}{ll}
\text { LD } \begin{array}{c}
x y,(A D D R) \\
\text { LD } \\
(x y+0), A
\end{array} & \text {;FETCH INDIFEGT ADDRESS } \\
\text {;STORE DATA INDIRECTLY }
\end{array}
$$

3. Load the accumulator indirectly from the address in register pair HL (that is, from the address stored starting at the address in HL).

| LD | $E_{,}(H L)$ | FFETCH INDIRECT ADIDRESS |
| :--- | :--- | :--- |
| INC | $H L$ |  |
| LD | $D,(H L)$ |  |
| LD | $A,(D E)$ | FFETEH DATA INDIRECTLY |

4. Load the accumulator indirectly from the address in an index register (that is, from the address stored starting at the address in an index register).

| LD | L, $(x y+0)$ | ;FETCH INDIRECT ADIRESS |
| :--- | :--- | :--- |
| LD | $H,(x y+1)$ | FFETCH DATA INDIRECTLY |

5. Store the accumulator indirectly at the address in register pair HL (that is, at the address stored starting at the address in HL).

| LD | $E,(H L)$ | ;FETCH INDIRECT ADDRESS |
| :--- | :--- | :--- |
| INC: | $H L$ |  |
| LD | $D,(H L)$ |  |
| LD | $(D E), A$ | ;STORE IATA INDIFECTLY |

6. Store the accumulator indirectly at the address in an index register (that is, at the address stored starting at the address in an index register).

| LD | L, $(x y+0)$ | FFETCH INDIRECT ADIDRESS |
| :--- | :--- | :--- |
| LD | $H,(x y+1)$ | ;STORE DATA INDIFECTLY |

7. Jump indirectly to the address in memory locations ADDR and ADDR+1.

| LD | $H L,(A D D R)$ | ;FETCH INDIRECT ADDRESS |
| :--- | :--- | :--- |
| IP | (HL) | ;AND TRANSFER CONTROL TO IT |

or

| Ln $x y,(A D D R)$ | ;FETCH INDIRECT ALIDRESS |
| :--- | :--- |
| IF | ( $x y$ ) |

Indirection can be repeated indefinitely to provide multi-level indirect addressing. For example, the following routine uses the indirect address indirectly to load the accumulator:

| LD | E, (HL) | ; FETCH FIRET | INDIRECT | ADIRESS |
| :---: | :---: | :---: | :---: | :---: |
| INC: | HL |  |  |  |
| LD | D, ( HL ) |  |  |  |
| EX | DE, HL |  |  |  |
| LD | E, (HL) | ; USE INIIRECT | ADLRESS | INDIRECTLY |
| INC: | HL |  |  |  |
| LD | [I, (HL) |  |  |  |
| LD | $A$, (DE) | ; FETCH LIATA I | NDIRECTLY |  |

Indirect addresses should be stored in memory in the usual Z80 format - that is, with the less significant byte first (at the lower address).

- Indexed Addressing. Indexed addressing can be provided by using ADD HL to add the base and the index. Obviously, the explicit addition requires extra execution time. The index registers are useful when the index is fixed (as in a data structure) or when HL is already occupied.


## Examples

1. Load the accumulator from an indexed address obtained by adding the accumulator to a fixed base address.

| LD | DE, BASE | ; GET BASE AIDRESS |
| :---: | :---: | :---: |
| LD | L, A | ; EXTEND INDEX TO 16 BITS |
| LD | H, O |  |
| ADD | HL, DE | ; CALCULATE INDEXED ADDRESS |
| LD | A, (HL) | ;FETCH IIATA FROM INDEXEL ADIDRESS |

2. Load the accumulator from an indexed address obtained by adding the accumulator to memory locations BASE and BASE +1 .

| LD | HL, (BASE) | ;GET BASE ADDRESS |
| :--- | :--- | :--- |
| LD | $E, A$ | ;EXTEND INDEX TO 16 BITS |
| LD | $\mathrm{I}, \mathrm{O}$ |  |
| ADI | $H L, D E$ | ;CALCULATE INDEXED ADDRESS |
| LD | $A,(H L)$ | FETCH IIATA FROM INDEXED ADDRESS |

3. Load the accumulator from an indexed address obtained by adding memory locations INDEX and INDEX +1 to register pair HL.

| LD | DE, (INDEX) | :GET INDEX FROM MEMORY |
| :--- | :--- | :--- |
| ADD | $H L, D E$ | :CALCULATE INDEXED ADDRESS |
| LD | $A,(H L)$ | FETCH DATA FROM INDEXED ADDRESS |

4. Jump indexed to a jump instruction in a list. The index is in the accumulator and the base address of the list is in register pair HL.

| LD | B,A | :MLILTIPLY INDEX TIMES 3 |
| :--- | :--- | :--- |
| ADLI | A,A |  |
| ADII | E,A |  |
| LD | C.A | :EXTEND INDEX TO 16 BITS |
| LD | E,O |  |
| ADD | HL, BC | ;CALCIILATE INDEXED ALIDRESS |
| UIP | (HL) | AND TRANSFER CONTROL THERE |

The following is a typical list starting at address BASE:

| BASE: | JP | SUBO | ; Jllmp | TO | SUBFIOUT INE |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | JP | SUB1 | ; UllMP | T0 | SUBFOUT INE |
|  | IP | SUB2 | ; IUMP | TO | SUBFIULIT INE |

Since each JP instruction occupies three bytes, we must multiply the index by 3 before adding it to the base address. If the list is more than 256 bytes long, we can use the following procedure to multiply the index by 3 :

| EX | DE,HL |
| :--- | :--- |
| LD | L,A |
| LD | $H, O$ |
| LD | $B, L$ |

: SAVE BASE ADDRESS IN LIE
;EXTEND INDEX TG 16 BITS
; COPY INDEX INTO BC:

| LD | $\mathrm{C}, \mathrm{H}$ |  |
| :--- | :--- | :--- |
| ADD | $\mathrm{HL}, \mathrm{HL}$ | ; DOUBLE INDEX |
| ADD | $\mathrm{HL}, \mathrm{BC}$ | ; TRIPLE INDEX |
| ADD | $\mathrm{HL}, \mathrm{DE}$ | ;CALCULATE INDEXED ALDRESS |
| IP | $(H L)$ | ;AND TRANSFER CONTROL THERE |

- Autopreincrementing. In autopreincrementing, the address register is incremented automatically before it is used. Autopreincrementing can be provided on the Z80 by incrementing a register pair before using it as an address.


## Examples

- Load the accumulator using autopreincrementing on register pair HL.

```
INC HL ;AUITOPREINC:REMENT HL
LD A,(HL) ;FETCH DATA
```

- Store the accumulator using autopreincrementing on register pair DE.

| INC | DE | ; AUTOPREINCREMENT DE |
| :--- | :--- | :--- |
| LD | (DE), A | ;STORE DATA |

- Load register pair DE starting at the address two larger than the contents of HL.

| INC: | $H L$ | ;AUITOPREINCREMENT HL BY 2 |
| :--- | :--- | :--- |
| INC: | $H L$ |  |
| LD | $E,(H L)$ | ;FETCH LSB |
| INC: | $H L$ |  |
| LD | $D,(H L)$ | ;FETCH MSB |

Autoincrementing by 2 is essential in handling arrays of addresses or 16 -bit data items.

- Store the accumulator using autopreincrementing on memory locations ADDR and ADDR+1.

| LD | HL, (ADDR) | ; AUTOPREINCREMENT INDIRECT ALIDRESS |
| :--- | :--- | :--- |
| INC | $H L$ |  |
| LD | (HL),A | ;STORE DATA |
| LD | (ADDR), HL | ;UPDATE INDIRECT ADDRESS |

Autopreincrementing can be combined with indirection. Here memory locations ADDR and $\mathrm{ADDR}+1$ could point to the last occupied location in a buffer.

- Transfer control to the address stored starting at an address two larger than the contents of memory locations NXTPGM and NXTPGM +1 .

| LD | $\mathrm{HL},(N X T P G M)$ | ;GET PGINTER |
| :--- | :--- | :--- |
| INC: | HL | ;AUTOFREINCREMENT POINTER |
| INC | $H L$ |  |
| LD | (NXTPGM), HL | ;UPDATE PQINTER |
| LD | E, (HL) | ;FETCH STARTING ADDRESS |
| INC: HL |  |  |


| $L D$ | $\mathrm{D},(\mathrm{HL})$ |
| :--- | :--- |
| EX | $\mathrm{DE}, \mathrm{HL}$ |
| JP | $(H L)$ |$\quad$; AND TRANSFER CONTROL TO IT

Here NXTPGM and NXTPGM +1 point to the starting address of the routine that the processor has just executed. Initially, NXTPGM and NXTPGM +1 would contain BASE-2, where BASE is the starting address of a table of routines. A typical table would be

| BASE: | DW | ROUTO | : ETARTING | ADIRESS | FOR | Routine | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | DW | ROUT 1 | : STARTING | ALIDRESS | FOR | ROUIT INE | 1 |
|  | DW | ROUT2 | ; STARTING | ADIRESS | FOR | ROUTINE | 2 |
|  | DW | ROUT3 | ; STARTING | ADLRESS | FOR | ROUT INE | 3 |

- Autopostincrementing. In autopostincrementing, the address register is incremented after it is used. Autopostincrementing can be provided on the Z80 by incrementing a register pair after using it as an address. Note that the Z80 autopostincrements the stack pointer when it executes POP and RET.


## Examples

- Load the accumulator using autopostincrementing on register pair HL.

| LD | A, (HL) | ;FETCH DATA |
| :--- | :--- | :--- |
| INC. | $H L$ | ;AUTOPOSTINCREMENT HL |

- Store the accumulator using autopostincrementing on register pair DE.

| LD | (DE), A | ; STORE DATA |
| :--- | :--- | :--- |
| INC | DE | AUTOPOSTINC:FEMENT DE |

- Load register pair DE starting at the address in HL. Then increment HL by 2.

| LD | $E,(H L)$ | ;FETCH LSB |
| :--- | :--- | :--- |
| INC: | $H L$ |  |
| LD | $\square,(H L)$ | ;FETCH MEB |
| INC: | $H L$ |  |

Autoincrementing by 2 is essential in handling arrays of addresses or 16 -bit data items. Note that postincrementing is generally simpler and more natural than preincrementing.

- Store the accumulator using autopostincrementing on memory locations ADDR and ADDR+1.

| LD | HL, (ADDR) | ;FETCH INDIRECT ADDRESS |
| :--- | :--- | :--- |
| LD | (HL), A | ;STORE OATA |
| INC | HL | ;AUTOPOSTINCREMENT INDIRECT ADDRESS |
| LD | (ADLIR),HL |  |

- Autopostincrementing can be combined with indirection. Here memory locations ADDR and $\mathrm{ADDR}+1$ could point to the next empty location in a buffer.
- Transfer control to the address stored at the address in memory locations NXTPGM and NXTPGM+1. Then increment those locations by 2 .

| LD | $H L,(N X T P G M)$ |  |
| :--- | :--- | :--- |
| LD | $E,(H L)$ | ;FETCH STARTING ADDRESS |
| INC: | $H L$ |  |
| LD | $\mathrm{D},(H L)$ |  |
| INC | $H L$ |  |
| LD | (NXTPGM), HL |  |
| EX | DE,HL |  |
| IP | (HL) | ;TRANSFER CONTROL TO START ADDRESS |

Here NXTPGM and NXTPGM +1 point to the starting address of the next routine the processor is to execute. Initially, NXTPGM and NXTPGM+1 would contain BASE, the starting address of a table of routines. A typical table would be

| BASE: | DW | ROUITO | ; STARTING | ADDRESS | FOR | FOUT INE | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | DW | ROUIT 1 | ; STARTING | ADDRESS | FOR | ROUT INE | 1 |
|  | DW | ROUT2 | ; STARTING | ADDRESS | FOR | FOUITINE | 2 |
|  | DW | ROUT3 | ; STARTING | ADDRESS | FOR | ROUTINE | 3 |

- Autopredecrementing. In autopredecrementing, the address register is decremented automatically before it is used. Autopredecrementing can be provided on the Z80 processor by decrementing a register pair before using it as an address. Note that the processor autopredecrements the stack pointer when it executes PUSH and CALL.


## Examples

- Load the accumulator using autopredecrementing on register pair HL.

```
DEC HL ; AUTOPREDEC:REMENT HL
LD Ar(HL) ;FETCH DATA
```

- Store the accumulator using autopredecrementing on register pair DE.

| DEC | DE | ; AUTGPREDECREMENT DE |
| :--- | :--- | :--- |
| LD | (DE), A | ;STORE DATA |

- Load register pair DE starting at the address two smaller than the contents of HL.

| DEC | $H L$ | ;FETCH MSB |
| :--- | :--- | :--- |
| LD | $\mathrm{D},(\mathrm{HL})$ |  |
| DEC | $H L$ | ;FETCH LSB |
| LD | $E,(H L)$ |  |

Autodecrementing by 2 is essential in handling arrays of addresses or 16 -bit data items. Note that predecrementing is generally simpler and more natural than postdecrementing.

- Store the accumulator using autopredecrementing on memory locations ADDR and ADDR+1.


## 132 Z80 ASSEMBLY LANGUAGE SUBROUTINES

| LD | $H L,(A D D R)$ | ;AUTOPREINCREMENT INDIRECT ADDRESS |
| :--- | :--- | :--- |
| DEC | $H L$ |  |
| LD | (HL), A | ;STORE DATA |
| LD | (ADDR), HL | ;UPDATE INDIRECT ADDRESS |

Autodecrementing can be combined with indirection. Here memory locations ADDR and $\mathrm{ADDR}+1$ could point to the last occupied location in a stack.

- Transfer control to the address stored at an address two smaller than the contents of memory locations NXTPGM and NXTPGM +1 .

| LD | HL, (NXTPGM) | ; FETCH STARTING ADIRESS |
| :---: | :---: | :---: |
| DEC. | HL |  |
| LD | I, (HL) |  |
| DEC | HL |  |
| LD | E, (HL) |  |
| LD | (NXTPGM), HL | ; STORE AUTOPREDECREMENTED POINTER |
| EX | DE, HL | ; TRANSFER CONTROL TO START ADDRESS |
| IP | (HL) |  |

Here NXTPGM and NXTPGM +1 point to the starting address of the most recently executed routine in a list. Initially, NXTPGM and NXTPGM+1 would contain FINAL+2, where FINAL is the address of the last entry in a table of routines. A typical table would be

|  | nW | ROUTO | ; STARTING | ADLRESS | FOR | FOUITINE | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | DW | ROUT 1 | ; STARTING | ADDRESS | FOR | ROUTINE | 1 |
|  | - |  |  |  |  |  |  |
|  | * |  |  |  |  |  |  |
| FINAL: | nW | ROUITL | ; STARTING | ADLRESS | FOR | LAST ROU | IT INE |

Here we work through the table backward. This approach is useful in evaluating mathematical formulas entered from a keyboard. If, for example, the computer must evaluate the expression

```
Z=LN(A x SIN (B x EXP(C x Y)))
```

it must work backward. That is, the order of operations is

- Calculate C x Y
- Calculate EXP (C x Y)
- Calculate B x EXP(C x Y)
- Calculate SIN (B x EXP(C x Y))
- Calculate Ax SIN (B x EXP(CxY))
- Calculate $\operatorname{LN}(A \times \operatorname{SIN}(B \times \operatorname{EXP}(\mathrm{C} x \mathrm{Y})))$.

Working backward is convenient when the computer cannot start a task until it has received an entire line or command. It must then work back to the beginning.

- Autopostdecrementing. In autopostdecrementing, the address register is decremented automatically after it is used. Autopostdecrementing can be implemented on the Z80 by decrementing a register pair after using it as an address.


## Examples

- Load the accumulator using autopostdecrementing on register pair HL.

| LD | A, (HL) | ;FETCH DATA |
| :--- | :--- | :--- |
| DEC: | $H L$ | ;AUTOFOSTDECREMENT HL |

- Store the accumulator using autopostdecrementing on register pair DE.

| LD (DE), A | ; STORE DATA |
| :--- | :--- |
| DEC: | DE |

- Load register pair DE starting at the address in HL. Afterward, decrement HL by 2 .

| INC: | $H L$ | FFETCH MSB |
| :--- | :--- | :--- |
| LD | $\mathrm{I}_{2}(H L)$ |  |
| DEC | $H L$ | FEETCH LSB |
| LD | $E,(H L)$ |  |
| DEC | $H L$ | FAUTOPOSTDECREMENT HL BY 2 |
| DEC | $H L$ |  |

Autodecrementing by 2 is essential in handling arrays of addresses or 16-bit data items.

- Store the accumulator using autopostdecrementing on memory locations ADDR and ADDR+1.

| LD | $H L,(A D D R)$ | ;FETCH INDIRECT ADDRESS |
| :--- | :--- | :--- |
| LD | (HL), A | ;STORE DATA |
| DEC | $H L$ | ALITOPOSTDECREMENT INDIRECT ADDRESS |
| LD | (ADDR),HL |  |

Autopostdecrementing can be combined with indirection. Here memory locations ADDR and ADDR +1 could point to the next empty location in a buffer.

- Transfer control to the address stored at the address in memory locations NXTPGM and NXTPGM +1 . Then decrement those locations by 2 .

| LD | $H L,(N X T P G M)$ | ;FETCH POINTER |
| :--- | :--- | :--- |
| INC | $H L$ | ;FETCH STARTING ALDRESS |
| LD | $D,(H L)$ |  |
| DEC | $H L$ |  |
| LD | $E,(H L)$ |  |
| DEC | $H L$ | ;AUTOPOSTDECREMENT POINTER |
| DEC | $H L$ |  |
| LD | $(N X T P G M), H L$ |  |
| $E X$ | $D E, H L$ | ;UMP TO STARTING ADDRESS |
| IP | $(H L)$ |  |

Here NXTPGM and NXTPGM+1 point to the starting address of the next routine
the processor is to execute. Initially, NXTPGM and NXTPGM+1 contain FINAL, the address of the last entry in a table of routines. A typical table would be

| DW | ROUTO | :STARTING ALIDRESS OF ROUTINE 0 |
| :--- | :--- | :--- |
| DW | ROUTI | STARTING ADLRESS DF ROUTINE 1 |
| $:$ |  |  |
| DW | ROUTL | STARTING ADLRESS OF LAST ROUTINE |

Here the computer works through the table backward. This approach is useful in interpreting commands entered in the normal left-to-right manner from a keyboard. For example, assume that the operator of a process controller enters the command SET TEMP(POSITION 2) $=$ MEAN(TEMP(POSITION 1), TEMP(POSITION 3)). The controller program must execute the command working right-to-left and starting from inside the inner parentheses as follows:

1. Determine the index corresponding to POSITION 1.
2. Obtain TEMP(POSITION 1) from a table of temperature readings.
3. Determine the index corresponding to POSITION 3.
4. Obtain TEMP(POSITION 3) from a table of temperature readings.
5. Evaluate MEAN(TEMP(POSITION 1), TEMP(POSITION 3)) by executing the MEAN program with the two entries as data.
6. Determine the index corresponding to POSITION 2.
7. Execute the SET function, which presumably involves setting controls and parameters to achieve the desired value of TEMP (POSITION 2).

The operator enters the command working left to right and from outer parentheses to inner parentheses. The computer, on the other hand, must execute it inside out (starting from the inner parentheses) and right to left. Autodecrementing is obviously a handy way to implement this reversal.

- Indirect preindexed addressing (preindexing). In preindexing, the processor must first calculate an indexed address and then use that address indirectly. Since the indexed table must consist of 2-byte indirect addresses, the indexing must involve a multiplication by 2 .


## Examples

- Load the accumulator using preindexing. The base address is in an index register and the index is a constant INDEX.

| LD | $L,(x y+2 x \operatorname{INDEX})$ | OBTAIN LSE OF ADDRESS |
| :--- | :--- | :--- |
| LD | $H,(x y+2 * I N D E X+1)$ | ;ORTAIN MSB OF ADDRESS |
| LD | A, (HL) | ;OBTAIN DATA INDIFECTLY |

Because of the limitations of $Z 80$ indexing, this approach works only when INDEX is a constant.

- Load the accumulator using preindexing. The base address is in register pair HL and the index is in the accumulator.

- Store the accumulator using preindexing. The base address is in memory locations ADDR and ADDR +1 and the index is a constant INDEX.

| LD | $x y,(A D D R)$ | :OBTAIN BASE ADDRESS |
| :--- | :--- | :--- |
| LD | $L,(x y+2 * I N D E X)$ | ;OBTAIN INDIRECT ALIDRESS |
| LD | $H,(x y+2 * I N D E X+1)$ |  |
| LD | (HL),A | :STORE DATA INDIFEETLY |

- Store the accumulator using preindexing. The base address is in memory locations ADDR and ADDR +1 and the index is in memory location INDEX.

| LD | HL, (ADDR) | ; FETCH BASE ADDRESS |
| :---: | :---: | :---: |
| LD | B, A | ; SAVE DATA |
| LD | A, (INDEX) | ; FETCH INDEX |
| ADD | A, A | ; DOUBLE INDEX FOR 2-BYTE ENTRIES |
| LD | E, A | ; EXTEND INDEX TD 16 BITS |
| LD | D, 0 |  |
| ADD | HL, DE | ; CALCILATE INDEXED ALIDRESS |
| LII | E, (HL) | ; ORTAIN INDIRECT ADDRESS |
| INC: | HL |  |
| LD | II, (HL) |  |
| EX | DE, HL | ; STORE DATA INDIFESTLY |
| LD | (HL), B |  |

- Transfer control (jump) to the address obtained indirectly from the table starting at address JTAB. The index is in the accumulator.

| ADD | A, A | ; DOUBLE INDEX FOR 2-BYTE ENTRIES |
| :---: | :---: | :---: |
| LD | E, A | ; EXTEND INDEX TO 16 BITS |
| LD | D, 0 |  |
| LD | HL, JTAE | ; GET Base andress |
| ADD | HL, DE | ; CALCULATE INDEXED ALIRRESS |
| LD | E, (HL) | ; OETAIN INDIRECT ADDRESS |
| INC: | HL |  |
| LD | [ $\mathrm{I}, \mathrm{(HL}$ ) |  |
| EX | $\mathrm{DE}, \mathrm{HL}$ | ; JIMMP TO INDIRECT ADDRESS |
| JP | (HL) |  |

The table starting at address JTAB would appear as follows:

| ITAE: | DW | ROLITO | ; STARTING | ADIRESS | OF | FIOUT INE | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | DW | ROUIT1 | ; STARTING | ALIRRESS | OF | ROUIT INE | 1 |
|  | DW | ROUTE | ; STARTING | ADLRESS | OF | FOUTINE | 2 |

- Indirect postindexed addressing (postindexing). In postindexing, the processor must first obtain an indirect address and then apply indexing with that address as the base. Thus the indirect address tells the processor where the table or array starts.


## Examples

- Load a register using postindexing. The base address is in memory locations ADDR and ADDR +1 and the index is a constant OFFSET.

| LD | $x y,(A D D R)$ | ;OBTAIN BASE ALIDRESS INDIRECTLY |
| :--- | :--- | :--- |
| LD | $r e g,(x y+O F F S E T) ;$ OBTAIN DATA |  |

This approach is useful when ADDR and ADDR +1 contain the base address of a data structure and OFFSET is the fixed distance from the base address to a particular data item.

- Load the accumulator using postindexing. The base address is in memory locations ADDR and ADDR +1 and the index is in the accumulator.

| LD | $H L,(A D D R)$ | ;OBTAIN BASE ADDRESS INDIRECTLY |
| :--- | :--- | :--- |
| LD | $E, A$ | ;EXTEND INDEX TO 16 BITS |
| LD | $I, O$ |  |
| ADD | $H L, D E$ | ;CALCULATE INDEXED ADIDRESS |
| LD | $A,(H L)$ | ;OBTAIN DATA |

- Store a register using postindexing. The base address is in memory locations ADDR and ADDR +1 and the index is a constant OFFSET.

```
LD xy,(ADDR) ;OBTAIN EASE ADDRESS INDIRECTLY
LD (xy+OFFSET),reg;STORE DATA POSTINDEXED
```

- Store the accumulator using postindexing. The base address is in memory locations ADDR and $\mathrm{ADDR}+1$ and the index is in memory location INDEX.

| LD | HL, (ADDR) | ; OBTAIN BASE ADDRESS INDIFECTLY |
| :---: | :---: | :---: |
| LD | E, A | ; save data |
| LD | A, (INDEX) | ; OBTAIN INDEX |
| LD | E, A | ; EXTEND INDEX TO 16 BITS |
| LD | I, O |  |
| ADD | HL, DE | ; CALCULATE INDEXED ALIDRESS |
| LD | (HL), B | ; STORE DATA |

By changing the contents of memory locations ADDR and ADDR +1 , we can make this routine operate on many different arrays.

- Transfer control (jump) to the address obtained by indexing from the base address in memory locations ADDR and ADDR +1 . The index is a constant OFFSET.


This procedure is useful when a data structure contains the starting address of a routine at a fixed offset. The routine could, for example, be a driver for an I/O control block, an error routine for a mathematical function, or a control equation for a process loop.

- Transfer control (jump) to the address obtained by indexing from the base address in memory locations ADDR and ADDR+1. The index is in the accumulator.

| LD | B, A | ; TRIPLE INDEX FOR 3-BYTE ENTRIES |
| :---: | :---: | :---: |
| ADI | A, A |  |
| ADI | A, B |  |
| LD | E, A | ; EXTEND INDEX TO 16 BITS |
| LD | I, 0 |  |
| LD | HL, (ADDR) | ; OBTAIN BASE ADDRESS INDIRECTLY |
| ADD | HL, DE | ; CALCULATE INDEXED ADDRESS |
| IP | (HL) | ; AND TRANSFER CONTFIOL TO IT |

The table contains 3-byte JP instructions; a typical example is

| BASE: | IP | ROUTO | ; llump | TO | ROUT INE |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | JP | ROUT 1 | ; ILIMP | T0 | FOUIT INE |
|  | JP | ROUTE | ; JllMF | TO | FOULT INE |

The address BASE must be placed in memory locations ADDR and ADDR+1.

## REFERENCES

1. Fisher, W.P., "Microprocessor Assembly Language Draft Standard," IEEE Computer, December 1979, pp. 96-109. (See also Distler, R.J. and M.A. Shaver, "Trial Implementation Reveals Errors in IEEE Standard," IEEE Computer, July 1982, pp. 76-77.)
2. Osborne, A., An Introduction to Microcomputers. Volume 1: Basic Concepts. 2nd ed. Berkeley, Calif.: Osborne/McGraw-Hill, 1980.
3. Leventhal, L.A., 8080A/8085 Assembly Language Programming. Berkeley, Calif:: Osborne/McGraw-Hill, 1978.
4. Fischer, op. cit.

## Chapter3 Common Programming Errors

This chapter describes common errors in $\mathbf{Z} 80$ assembly language programs. The final section describes common errors in input/output drivers and interrupt service routines. Our aims here are the following:

- To warn programmers of potential trouble spots and sources of confusion.
- To describe likely causes of programming errors.
- To emphasize the techniques and warnings presented in Chapters 1 and 2.
- To inform maintenance programmers of likely places to look for errors and misinterpretations.
- To provide the beginner with a starting point in the difficult process of locating and correcting errors.

Of course, no list of errors can be complete. Only the most common errors are emphasized - not the infrequent or subtle errors that frustrate even the experienced programmer. However, most errors are remarkably obvious once uncovered, and this discussion should help in debugging most programs.

## CATEGORIZATION OF PROGRAMMING ERRORS

Common Z80 programming errors can be divided into the following categories:

- Reversing the order of operands or parts of operands. Typical errors include reversing source and destination in load instructions, inverting the format in which 16-bit quantities are stored, and inverting the direction of subtractions or comparisons.
- Using the flags improperly. Typical errors include using the wrong flag (such as Sign instead of Carry), branching after instructions that do not affect a particular flag, inverting branch conditions (particularly those involving the Zero flag), branching incorrectly in equality cases, and changing a flag accidentally before branching.
- Confusing registers and register pairs. A typical error is operating on a register instead of on a register pair.
- Confusing addresses and data. The most common error is omitting the parentheses around an address and hence accidentally using immediate addressing instead of direct addressing. Another error is confusing registers or register pairs with the memory locations addressed via register pairs.
- Using the wrong formats. Typical errors include using BCD (decimal) instead of binary, or vice versa, and using binary or hexadecimal instead of ASCII.
- Handling arrays incorrectly. The usual problem is going outside the array's boundaries.
- Ignoring implicit effects. Typical errors include using the accumulator, a register pair, the stack pointer, flags, or memory locations without considering the effects of intervening instructions. Most errors arise from instructions that have unexpected, implicit, or indirect effects.
- Failing to provide proper initial conditions for routines or for the microcomputer as a whole. Most routines require the initialization of counters, indirect addresses, base addresses, registers, flags, and temporary storage locations. The microcomputer as a whole requires the initialization of the interrupt system and all global RAM addresses. (Note particularly indirect addresses and counters.)
- Organizing the program incorrectly. Typical errors include skipping or repeating initialization routines, failing to update counters or address registers, and forgetting to save intermediate or final results.

A common source of errors that is beyond the scope of this discussion is conflict between user programs and systems programs. A simple example of conflict is for a user program to save data in memory locations that a systems program also uses. The user program's data thus changes mysteriously whenever the systems program is executed.

More complex sources of conflict include the interrupt system, input/output ports, the stack, and the flags. After all, systems programs must employ the same resources as user programs. Systems programs generally attempt to save and restore the user's environment, but they often have subtle or unexpected effects. Making an operating system transparent to the user is a problem comparable to devising a set of regulations, laws, or tax codes that have no loopholes or side effects.

## REVERSING THE ORDER OF OPERANDS

The following instructions and conventions are the most common sources of errors:

- The LD D,S instruction moves the contents of S to D. Reversing the source and the destination in LD instructions is probably the single most common error in Z80 assembly language programs. The best way to avoid this problem is to use the operator notation described by Duncan. ${ }^{1}$
- 16-bit addresses and data items are assumed to be stored with their less significant bytes first (that is, at the lower address). This convention becomes particularly confusing in instructions that load or store register pairs or use the stack.
- The CP instruction subtracts its operand from the accumulator, not the other way around. Thus, CP sets the flags as if the processor had calculated (A) -- OPER, where OPER is the operand specified in the instruction.


## Examples

1. LD A,B

This instruction loads the accumulator from register $B$. Since it does not change $B$, the instruction acts like "copy B into A."

## 2. LD (HL),A

This instruction stores the accumulator at the memory address in register pair HL. Since it does not change the accumulator, the instruction acts like "copy A into memory addressed by HL."

## 3. LD (2040H),A

The address $2040_{16}$ occupies the two bytes of program memory immediately following the operation code; $40_{16}$ comes first and $20_{16}$ last. This order is particularly important to remember when entering or changing an address at the object code level during debugging.

## 4. PUSH HL

This instruction stores register pair HL in memory at the addresses immediately below the initial contents of the stack pointer (that is, at addresses $\mathrm{S}-1$ and $\mathrm{S}-2$ if S is the initial contents of the stack pointer). Register H is stored at address $\mathrm{S}-1$ and L at $\mathrm{S}-2$ in the usual upside-down format.

## 5. LD HL,(2050H)

This instruction loads register L from memory address $2050_{16}$ and H from $2051_{16}$.

## 142

## 6. LD (3600H),HL

This instruction stores register L at memory address $3600_{16}$ and H at address $3601_{16}$.

## 7. CP B

This instruction sets the flags as if register B had been subtracted from the accumulator.

## 8. $\mathrm{CP} \mathbf{2 5 H}$

This instruction sets the flags as if the number $25_{16}$ had been subtracted from the accumulator.

## USING THE FLAGS INCORRECTLY

Z80 instructions have widely varying effects on the flags. There are few general rules, and even instructions with similar meanings may work differently. Cases that require special caution are

- Data transfer instructions such as LD and EX (except EX AF, AF') do not affect any flags. You may need an otherwise superfluous arithmetic or logical instruction (such as AND A, DEC, INC, or OR A) to set the flags.
- The Carry flag acts as a borrow after CP, SBC, or SUB instructions; that is, the Carry is set if the 8 -bit unsigned subtraction requires a borrow. If, however, you implement subtraction by adding the two's or ten's complement of the subtrahend, the Carry is an inverted borrow; that is, the Carry is cleared if the 8 -bit unsigned subtraction requires a borrow and set if it does not.
- After a comparison (CP), the Zero flag indicates whether the operands are equal; it is set if they are equal and cleared if they are not. There is an obvious source of confusion here - JZ means "jump if the result is 0 ," that is, "jump if the Zero flag is 1. ." JNZ, of course, has the opposite meaning.
- When comparing unsigned numbers, the Carry flag indicates which number is larger. CP sets Carry if the accumulator is less than the other operand and clears it if the accumulator is greater than or equal to the other operand. Note that the Carry is cleared if the operands are equal. If this division of cases ("greater than or equal" and "less than") is not what you want (that is, you want the division to be "greater than" and "less than or equal"), you can reverse the subtraction, subtract 1 from the accumulator, or add 1 to the other operand.
- In comparing signed numbers, the Sign flag indicates which operand is larger unless two's complement overflow occurs (see Chapter 1). CP sets the Sign flag if the accumulator is less than the other operand and clears it if the accumulator is greater
than or equal to the other operand. Note that comparing equal operands clears the Sign flag. As with the unsigned numbers, you can handle the equality case in the opposite way by adjusting either operand or by reversing the subtraction. If overflow occurs (signified by the setting of the Parity/Overflow flag), the sense of the Sign flag is inverted.
- All logical instructions except CPL clear the Carry flag. AND A or OR A is, in fact, a quick, simple way to clear Carry without affecting any registers. CPL affects no flags at all (XOR 0FFH is an equivalent instruction that affects the flags).
- The common way to execute code only if a condition is truc is to branch around it if the condition is false. For example, to increment register B if Carry is 1 , use the sequence

|  | JR | NC, NEXT |
| :--- | :--- | :--- |
|  | INC | B |
| NEXT: | NOP |  |

The branch occurs if Carry is 0 .

- Many 16-bit arithmetic instructions have little effect on the flags. INC and DEC do not affect any flags when applied to register pairs or index registers; ADD HL and ADD xy affect only the Carry flag. The limited effects on the flags show that these instructions are intended for address arithmetic, not for the processing of 16-bit data. Note, however, that ADC HL and SBC HL affect all the flags and can be used for ordinary processing of 16-bit data.
- INC and DEC do not affect the Carry flag. This allows them to be used for counting in loops that perform multiple byte arithmetic. (The Carry is needed to transfer carries or borrows between bytes.) The 8-bit versions of INC and DEC do, however, affect the Zero and Sign flags, and you can use those effects to determine whether a carry or borrow occurred.
- The special instructions RLCA, RLA, RRCA, and RRA affect only the Carry flag.
- Special-purpose arithmetic and logical instructions such as ADD A,A (logical left shift accumulator), ADC A, A (rotate left accumulator), SUB A (clear accumulator), and AND A or OR A (test accumulator) affect all the flags.
- PUSH and POP instructions do not affect the flags, except for POP AF which changes all the flags. Remember, AF consists of the accumulator (MSB) and the flags (LSB).


## Examples

1. The sequence

$$
\begin{array}{ll}
\text { LD } & A,(2040 H) \\
J R & Z, \text { DONE }
\end{array}
$$

has unpredictable results, since LD does not affect the flags. To produce a jump if memory location $2040_{16}$ contains 0, use

```
LD A, (2040H)
AND A ;TEST ACCUMLILATOR
JR Z,DONE
```

OR A may be used instead of AND A.
2. The sequence

```
LD A,E
JP F,DEST
```

has unpredictable results, since LD does not affect the flags. Either of the following sequences forces a jump if register $E$ is positive:

| LD | $A, E$ |
| :--- | :--- |
| AND | $A$ |
| JP | $P, D E S T$ |

or

| SUB | A |
| :--- | :--- |
| OR | $E$ |
| UP | $\mathrm{F}, \mathrm{DEST}$ |

3. The instruction CP 25 H sets the Carry flag as follows:

- Carry $=1$ if the contents of A are between 00 and $24_{16}$.
- Carry $=0$ if the contents of A are between $25_{16}$ and $\mathrm{FF}_{16}$.

The Carry flag is set if A contains an unsigned number less than the other operand and is cleared if A contains an unsigned number greater than or equal to the other operand.

If you want to set Carry if the accumulator contains $25_{16}$, use CP 26 H instead of CP 25 H . That is, we have

```
CP 25H
JR C,LESS ;BRANCH IF (A) leSS thaN 25
```

or

| CP |  |
| :--- | :--- |
| IR | $\mathrm{C}, \mathrm{LESSEQ}$ |$\quad$; BRANCH IF (A) 25 OR LESS

4. The sequence

RLA
JP F, DONE
has unpredictable results, since RLA does not affect the Sign flag. The correct sequence (producing a circular shift that affects the flags) is

| ADC | A, A |
| :--- | :--- |
| JP | , DONE |

Of course, you can also use the somewhat slower
FLA
RLA
JR C,DONE
This approach allows a relative branch.
5. The sequence

INC $B$
JR C, OURFLW
has unpredictable results, since INC does not affect the Carry flag. The correct sequence is

```
INC B
IR Z,OVRFLW
```

since INC does affect the Zero flag when it is applied to an 8-bit operand.
6. The sequence

```
DEC B
IR C,OVRFLW
```

has unpredictable results, since DEC does not affect the Carry flag. If B cannot contain a number larger than $80_{16}$ (unsigned), you can use

```
DEC B
IP M,OVRFLW
```

since DEC does affect the Sign flag (when applied to an 8-bit operand). Note, however, that you will get an erroneous branch if B initially contains $81_{16}$.

A longer but more general sequence is

| INC: | $B$ | ; TEST REGISTER B |
| :--- | :--- | :--- |
| DEC | $B$ |  |
| IR | $Z, O U R F L W$ | ;BRANCH IF B CONTAINS ZERO |
| DEC | $B$ |  |

Note that register B will contain 0 (not $\mathrm{FF}_{16}$ ) if the program branches to address OVRFLW.
7. The sequence

```
DEC EC
IR NZ,LOUP
```

has unpredictable results, since DEC does not affect any flags when it is applied to a 16 -bit operand. The correct sequence for decrementing and testing a 16-bit counter in register pair BC is

| DEC | EC |  |
| :---: | :---: | :---: |
| LD | A, C | ; CHECK IF bC has Any 1 bits |
| OR | B |  |
| JR | NZ, LOOP | ; BC C Cannot be zero if any bits are |

This sequence affects the accumulator and all the flags, including Carry (which OR clears).
8. AND A or OR A clears Carry without affecting any registers. To clear Carry without affecting the other flags, use the sequence

```
SCF ;FIRST SET THE CARRY FLAG
COF ;THEN CLEAR IT EY COMPLEMENTING
```

9. SUB A or XOR A clears the accumulator, the Carry flag, and the Sign flag (and sets the Zero flag). To clear the accumulator without affecting the flags, use LD A, 0 .
10. The sequence

ADD HL, DE
UR $Z$, ENDRY
has unpredictable results, since ADD HL does not affect the Zero flag. To force a branch if the sum is 0 , you must test HL explicitly as follows:

| ADD | HL, DE |  |
| :---: | :---: | :---: |
| LD | A, H | ; TEST H AND L FOR zero |
| Of: | L |  |
| JR | Z, ENDRY |  |

An alternative is
AND A ;CLEAR CAFFiY
ADC HL, LIE
IR $Z$, BNDFY
Unlike ADD HL, ADC HL affects the Zero flag.

## CONFUSING REGISTERS AND REGISTER PAIRS

The rules to remember are

- ADC, ADD, DEC, INC, LD, and SBC can be applied to either 8-bit operands or 16-bit register pairs. ADD, DEC, INC, and LD can also be applied to index registers.
- AND, OR, SUB, and XOR can only be applied to 8-bit operands.
- EX, POP, and PUSH can only be applied to register pairs or index registers.
- (rp) refers to the byte of memory located at the address in the register pair. It does not refer to either half of the register pair itself.

One common error is that of referring to H or L instead of $(\mathrm{HL})$. The use of register pairs to hold addresses means that certain transfers are uncommon. For example, LD

L,(HL) would load register $L$ from the address in HL; HL would then contain one byte of an address (in H ) and one byte of data (in L ). While this is legal, it is seldom useful.

## Examples

## 1. LD A,H

This instruction moves register H to the accumulator. It does not change register H or any memory location.

## 2. LD A,(BC)

This instruction loads the accumulator from the memory address in register pair BC. It does not affect either register B or register C .

## 3. LD H,0

This instruction places 0 in register $H$. It does not affect memory.

## 4. LD (HL), A

This instruction stores the accumulator in the memory location addressed by register pair HL. It does not affect either H or L. A sequence that loads HL with an address indirectly is

| LD | $E,(H L)$ | ;GET LSE OF INDIRECT ADDRESS |
| :--- | :--- | :--- |
| INC | $H L$ |  |
| LD | $D,(H L)$ | ;GET MSE OF INDIRECT ADDRESS |
| EX | DE,HL | ;FUT INDIRECT ADDRESS IN HL |

We may limit ourselves to a single temporary register (the accumulator) by loading the more significant byte directly into H as follows:

| LD | A, (HL) | ;GET LSB OF INDIRECT ADDRESS |
| :--- | :--- | :--- |
| INC | $H L$ |  |
| LD | $H,(H L)$ | ;GET MSB OF INDIRECT ADDRESS |
| LD | $L, A$ | ;MOVE LSB OF ADDRESS TOL |

This takes the same number of clock cycles as the previous sequence, but uses A instead of DE for temporary storage.

## 5. LD HL, 2050H

This instruction loads $2050_{16}$ into register pair $\mathrm{HL}\left(20_{16}\right.$ into H and $50_{16}$ into L$)$.

## 6. ADD A,(HL)

This instruction adds the memory byte addressed via register pair HL to the accumulator. It does not affect either H or L .

## 7. ADD HL,HL

This instruction adds register pair HL to itself, thus shifting HL left 1 bit logically. This instruction does not affect the accumulator or access data from memory.

## CONFUSING ADDRESSES AND DATA

The rules to remember are

- LD requires an address when you want to move data to or from memory. That address must be placed in parentheses.
- The standard assembler treats all operands as data unless they are enclosed in parentheses. Thus, if you omit the parentheses around an address, the assembler will treat it as a data item.
- DJNZ, JP, JR, and CALL always require addresses.

There is some confusion with addressing terminology in jump instructions. These instructions essentially treat their operands as if one level of indirection had been removed. For example, we say that JP 2040 H uses direct addressing, yet we do not place the address in parentheses. Furthermore, JP 2040 H loads $2040_{16}$ into the program counter, much as LD HL, 2040 H loads $2040_{16}$ into register pair HL. LD HL, $(2040 \mathrm{H})$ loads the contents of memory locations $2040_{16}$ and $2041_{16}$ into register pair HL. Note also that JP (HL) loads HL into the program counter; it does not use HL indirectly or access the memory at all.

## Examples

1. LD $\mathrm{A}, 40 \mathrm{H}$ loads the number $40_{16}$ into the accumulator. LD $\mathrm{A},(40 \mathrm{H})$ loads the contents of memory location $0040_{16}$ into the accumulator.
2. LD HL, 0 C 00 H loads $0 \mathrm{C} 00_{16}$ into register pair $\mathrm{HL}\left(0 \mathrm{C}_{16}\right.$ into H and $00_{16}$ into L$)$. LD HL, $(0 \mathrm{C} 00 \mathrm{H})$ loads the contents of memory locations $0 \mathrm{C} 00_{16}$ and $0 \mathrm{C} 01_{16}$ into register pair HL (the contents of $0 \mathrm{C} 00_{16}$ into L and the contents of $0 \mathrm{C} 01_{16}$ into H ).
3. JP (xy) transfers control to the address in an index register. No indexing is performed, nor is the address used to access memory.

Confusing addresses and their contents is a common error in handling data structures. For example, the queue of tasks to be executed by a piece of test equipment might consist of a block of information for each task. That block might contain

- Starting address of the test routine
- Number of seconds for which the test is to run
- Address in which the result is to be saved
- Upper and lower thresholds against which the result is to be compared
- Base address of the next block in the queue.

Thus, the block contains data, direct addresses, and indirect addresses. Typical errors that a programmer could make are

- Transferring control to the memory locations containing the starting address of the test routine, rather than to the actual starting address.
- Storing the result in the block rather than in the address specified in the block.
- Using a threshold as an address rather than as data.
- Assuming that the next block starts in the current block, rather than at the base address given in the current block.

Jump tables are another common source of errors. The following are alternative implementations:

- Form a table of jump instructions and transfer control to the correct element (for example, to the third jump instruction).
- Form a table of destination addresses and transfer control to the contents of the correct element (for example, to the address in the third element).

You will surely have problems if the processor uses jump instructions as addresses or vice versa.

## FORMAT ERRORS

The rules you should remember for the standard Z80 assembler are

- An H at the end of a number indicates hexadecimal and a B indicates binary.
- The default mode for numbers is decimal; that is, the assembler assumes all numbers to be decimal unless they are specifically marked otherwise.
- All operands are treated as data unless they are enclosed in parentheses. Operands enclosed in parentheses are assumed to be memory addresses.
- A hexadecimal number that starts with a letter digit (A, B, C, D, E, or F) must be preceded by 0 (for example, 0CFH instead of CFH) for the assembler to interpret it correctly. Of course, the leading 0 does not affect the value of the number.
- All arithmetic and logical operations are binary, except DAA, which corrects the result of an 8 -bit binary addition or subtraction to the proper BCD value.

You should beware of the following common errors:

- Omitting the H from a hexadecimal operand. The assembler will assume it to be decimal if it contains no letter digits and to be a name if it starts with a letter. The assembler will indicate an error only if it cannot interpret the operand as either a decimal number or a name.
- Omitting the B from a binary operand. The assembler will assume it to be decimal.
- Confusing decimal (BCD) representations with binary representations. Remember, ten is not an integral power of two, so the binary and BCD representations are not the same beyond nine. BCD constants must be designated as hexadecimal numbers, not as decimal numbers.
- Confusing binary or decimal representations with ASCII representations. An ASCII input device produces ASCII characters and an ASCII output device responds to ASCII characters.


## Examples

1. LD A,(2000)

This instruction loads the accumulator from memory address $2000_{10}\left(07 \mathrm{D} 0_{16}\right)$, not address $2000_{16}$. The assembler will not produce an error message, since 2000 is a valid decimal number.

## 2. AND 00000011

This instruction logically ANDs the accumulator with the decimal number 11 $\left(1011_{2}\right)$, not with the binary number $11\left(3_{10}\right)$. The assembler will not produce an error message, since 00000011 is a valid decimal number despite its unusual form.

## 3. ADD A,40

This instruction adds the number $40_{10}$ to the accumulator. Note that $40_{10}$ is not the same as BCD 40 , which is $40_{16} ; 40_{10}=28_{16}$. The assembler will not produce an error message, since 40 is a valid decimal number.

## 4. LD A,3

This instruction loads the accumulator with the number 3. If this value is now sent to an ASCII output device, the device will respond as if it had received the character ETX $\left(03_{16}\right)$, not the character $3\left(33_{16}\right)$. The correct version is

If memory location $2040_{16}$ contains a single digit, the sequence

```
LD A, (2040H)
OUT (DEVEE),A
```

will not print that digit on an ASCII output device. The correct sequence is

| LD | A, (2040H) | ; GEt Decimal digit |
| :---: | :---: | :---: |
| ADD | $A,{ }^{\circ}{ }^{\prime}$ | ; ADUIST TO ASC:II |
| OUT | (DEVCE), A |  |

If input port INDEV contains a single ASCII decimal digit, the sequence
IN A, (INDEV)
LI (2040H), A
will not store the actual digit in memory location $2040_{16}$. Instead, it will store the ASCII version, which is the actual digit plus $30_{16}$. The correct sequence is

| IN | $A_{\text {, }}$ (INDEV) | ;GET ASCII DIGIT |
| :--- | :--- | :--- |
| SUB | 0 | ;ADUUST TO DECIMAL |
| LD | $(204 O H), A$ |  |

Performing decimal arithmetic on the Z80 is awkward, since a DAA instruction is required after each 8 -bit addition or subtraction. Chapter 6 contains programs for decimal arithmetic operations. Since DAA does not work properly after DEC or INC, the following sequences are necessary to perform decimal increment and decrement by 1 :

- Add 1 to the accumulator in decimal.

ADII A, 1
DAA

- Subtract 1 from the accumulator in decimal.

SIIB 1
LIAA
or
AnIII A,99H
IIAA
In the second alternative, Carry is an inverted borrow.

## HANDLING ARRAYS INCORRECTLY

The most common problems here are executing an extra iteration or stopping one short. Remember, memory locations BASE through BASE +N contain $\mathrm{N}+1$ bytes, not N bytes. It is easy to forget the last entry or drop the first one. On the other hand, if you have N entries, they will occupy memory locations BASE through BASE $+\mathrm{N}-1$; now it is easy to find yourself working beyond the end of the array.

## IMPLICIT EFFECTS

Some implicit effects you should remember are

- The clearing of Carry by all logical operations except CPL.
- The moving of the interrupt flip-flop IFF2 to the Parity/Overflow flag by LD A,I and LD A,R.
- The use of the data at the address in HL by the digit rotations RRD and RLD.
- The use of the memory address one larger than the specified one by LD rp,(ADDR), LD (ADDR), rp, LD xy, (ADDR), and LD (ADDR), xy.
- The changing of the stack pointer by POP, PUSH, CALL, RET, RETI, RETN, and RST.
- The saving of the return address in the stack by CALL and RST.
- The decrementing of register B by DJNZ.
- The implicit effects on BC, DE, and HL of the block compare, input, move, and output instructions.
- The use of the Parity/ Overflow flag by LDD, LDI, CPD, CPDR, CPI, and CPIR to indicate whether the counter in BC has been decremented to 0 .


## Examples

## 1. AND 00001111B

This instruction clears the Carry, as well as performing a logical operation.

## 2. LD A,I

This instruction not only loads the accumulator, but also moves the interrupt flip-flop IFF2 to the Parity/Overflow flag. The interrupt status can then be saved before the computer executes a routine that must run with interrupts disabled.

## 3. RRD

This instruction performs a 4-bit (digit) circular shift right involving the accumulator and the memory location addressed by HL. The results are

- The 4 least significant bits of A go into the 4 most significant bits of the memory location.
- The 4 most significant bits of the memory location go into its 4 least significant bits.
- The 4 least significant bits of the memory location go into the 4 least significant bits of $A$.

The result is thus a 4-bit right rotation of the 12-bit number made up of the 4 LSBs of the accumulator and the memory byte.

## 4. LD HL,(16EFH)

This instruction loads register L from memory location $16 \mathrm{EF}_{16}$ and H from memory location $16 \mathrm{~F} 0_{16}$. Note the implicit use of address $16 \mathrm{~F} 0_{16}$.

## 5. POP HL

This instruction not only loads register pair HL from memory, but also increments the stack pointer by 2 .

## 6. CALL SUBR

This instruction not only transfers control to address SUBR, but it also saves the address of the next sequential instruction in the stack. Furthermore, CALL decrements the stack pointer by 2 .

## 7. DJNZ LOOP

This instruction decrements register B and branches to address LOOP if the result is not 0 . Note that register $B$ is implied as the counter.

## 8. LDD

This instruction moves data from the address in HL to the address in DE. It also decrements BC, DE, and HL by 1. The Parity/Overflow flag (not the Zero flag) is cleared (not set) if BC is decremented to 0; the Parity/Overflow flag is set otherwise.

## 9. CPIR

This instruction compares the accumulator with the memory byte at the address in HL. After the comparison, it increments HL by 1 and decrements BC by 1. It repeats these operations until it decrements BC to 0 (indicated by the Parity/Overflow flag being cleared) or until the comparison sets the Zero flag. Note that CPIR updates BC and HL before it tests for an exit condition.

## 10. OUTI

This instruction transfers data from the memory address in HL to the output port in C. It then decrements $\mathrm{B}($ not BC ) by 1 and increments HL by 1. OUTI sets the Zero flag to 1 if it decrements BC to 0 ; it clears the Zero flag otherwise.

## INITIALIZATION ERRORS

Initialization routines must perform the following tasks, either for the microcomputer system as a whole or for particular routines:

- Load all RAM locations with initial values. This includes indirect addresses and other temporary storage. You cannot assume that a memory location contains 0 just because you have not used it.
- Load all registers and flags with initial values. Reset initializes the interrupt system by disabling regular interrupts and selecting Mode 0 . The startup program for an interrupt-driven system must set the interrupt mode (if it is not 0 ), initialize the stack pointer, and load the interrupt vector register (in Mode 2).
- Initialize all counters and indirect addresses. Pay particular attention to register pairs that are used as address registers; you must initialize them before using instructions that refer to them indirectly.


## ORGANIZING THE PROGRAM INCORRECTLY

The following problems are the most common:

- Accidentally reinitializing a register, register pair, flag, memory location, counter, or indirect address. Be sure that your branches do not result in the repetition of initialization instructions.
- Failing to update a counter, index register, address register, or indirect address. A problem here may be a path that branches around the updating instructions or changes values before executing those instructions.
- Forgetting to save results. It is remarkably easy to calculate a result and then load something else into the accumulator. Identifying this kind of error is frustrating and time-consuming, since all the instructions that calculate the result work properly and yet the result itself is being lost. For example, a branch may transfer control to an instruction that writes over the result.
- Forgetting to branch around instructions that should not be executed in a particular path. Remember, the computer will execute instructions consecutively unless told to do otherwise. Thus, the computer may fall through to a section of the program that you expect it to reach only via a branch. An unconditional jump instruction will force a branch around the section that should not be executed.


## ERROR RECOGNITION BY ASSEMBLERS

Most assemblers will recognize some common errors immediately, such as

- Undefined operation code (usually a misspelling or the omission of a colon after a label).
- Undefined name (often a misspelling or an omitted definition).
- Illegal character (for example, a 2 in a binary number or a B in a decimal number).
- Illegal format (for example, an incorrect delimiter or the wrong operands).
- Illegal value (usually a number too large for 8 or 16 bits).
- Missing operand.
- Double definition (two different values assigned to one name).
- Illegal label (for example, a label attached to a pseudo-operation that does not allow a label).
- Missing label (for example, on an EQU pseudo-operation that requires one).

These errors are annoying but easy to correct. The only problem comes when an error (such as omitting the semicolon from a comment line) confuses the assembler completely and results in a series of meaningless error messages.

There are, however, many simple errors that assemblers will not recognize. The programmer should be aware that his or her program may contain such errors even if the assembler does not report them. Typical examples are

- Omitted lines. Obviously, the assembler cannot tell that you have omitted a line completely unless it contains a label or definition that is used elsewhere. The easiest lines to omit are ones that are repetitious or seem unnecessary. Typical repetitions are series of shifts, branches, increments, or decrements. Instructions that often appear unnecessary include AND A, DEC HL, INC HL, OR A, and SUB A.
- Omitted designations. The assembler cannot tell if you meant an operand to be hexadecimal or binary unless the omission results in an illegal character (such as C in a decimal number). Otherwise, the assembler will assume all numbers to be decimal. Problems occur with hexadecimal numbers that contain no letter digits (such as 44 or 2050) and with binary numbers (such as 00000110 ).
- Omitted parentheses. The assembler cannot tell if you meant to refer to a memory address unless omitting the parentheses results in an error. Many instructions, such as LD A, (40H), INC (HL), DEC (HL), and LD HL,(2050H), are also valid without parentheses.
- Misspellings that are still valid. Typical examples are typing AND or ADC instead of ADD, DI instead of EI, or D instead of E. Unless the misspelling is invalid, the
assembler has no way of sensing an error. Valid misspellings are often a problem if you use names that look alike, such as XXX and XXXX, L121 and L112, or VAR1I and VARII.
- Designating instructions as comments. If you place a semicolon at the start of an instruction line, the assembler will treat the line as a comment. This can be a perplexing error, since the line appears in the listing but is not assembled into code.

Sometimes you can confuse an assembler by entering completely invalid instructions. An assembler may accept them simply because its developer never anticipated such mistakes. The results can be unpredictable, much like the result of accidentally entering your weight instead of your age or your telephone number instead of your credit card number on a form. Some cases in which a Z80 assembler can go wrong are

- If you specify a single register instead of a register pair. Some assemblers will accept instructions like LD A,(L), ADD HL,D, or LD E, 2040H. They will produce meaningless object code without any indication of error.
- If you enter an invalid digit, such as X in a decimal or hexadecimal number or 7 in a binary number. Some assemblers will assign arbitrary values to such invalid digits.
- If you enter an invalid operand such as 40 H in RST, AF in LD, or SP in PUSH or POP. Some assemblers will accept these and generate meaningless code.

The assembler will only recognize errors that its developer anticipated. Programmers are often able to make mistakes the developer never imagined, much as automobile drivers are often capable of getting into predicaments that no highway engineer or traffic policeman ever thought possible. Note that only a line-by-line hand checking of the program will find errors that the assembler does not recognize.

## COMMON ERRORS IN I/O DRIVERS

Since most errors in I/O drivers involve both hardware and software, they are difficult to categorize. Some things you should watch for are

- Confusing input ports and output ports. Input port $20_{16}$ and output port $20_{16}$ are different in most systems. Even when the two ports are the same physically, it may still be impossible to read back output data unless the port is latched and buffered.
- Attempting to perform operations that are physically impossible. Reading data from an output device (such as a display) or sending data to an input device (such as a keyboard) makes no physical sense. However, accidentally using the wrong port number will cause no assembly errors; the port, after all, exists and the assembler has no way of knowing that certain operations cannot be performed on it. Similarly, a program may attempt to save data in an unassigned address or in a ROM.
- Forgetting implicit hardware effects. At times, transferring data to or from a port will change the status lines automatically (as in most PIO modes). Even reading or writing the port while debugging a program will change status lines. When using memory-mapped I/O, be particularly careful of instructions like comparisons and BIT that read a memory address even though they do not change any registers. Similarly, instructions like BIT, RES, SET, DEC, INC, and shifts can both read and write a memory address. Automatic port operations can save parts and simplify programs, but you must remember how they work and when they occur.
- Reading or writing without checking status. Many devices can only accept or provide data when a status line indicates they are ready. Transferring data to or from them at other times will have unpredictable results.
- Ignoring the differences between input and output. Remember that an input device normally starts out not ready - it has no data available although the computer is ready to accept data. On the other hand, an output device normally starts out ready - that is, it could accept data but the computer usually has none to send it. In many situations (particularly when using PIOs), you may have to send a null character (something that has no effect) to each output port just to change its state from ready to not ready initially.
- Failing to keep a copy of output data. Generally, you will not be able to read data back from an output port. You must save a copy in memory if it could be needed later to repeat a transmission, change some bits, or restore interrupt status (the data could, for example, be the current priority level).
- Reading data before it is stable or while it is changing. Be sure that you understand exactly when the data from the input device is guaranteed to be stable. In the case of switches that may bounce, you may want to sample them twice (more than a debouncing time apart) before taking any action. In the case of keys that may bounce, you may want to take action only when they are released rather than when they are pressed. Acting on release also forces the operator to release the key rather than holding it down. In the case of persistent data (such as in serial I/O), you should center the reception (that is, read the data near the centers of the pulses rather than at the edges where the values may be changing).
- Forgetting to reverse the polarity of data being transferred to or from devices that operate in negative logic. Many simple I/O devices, such as switches and displays, use negative logic; a logic 0 means that a switch is closed or a display is lit. Common ten-position switches or dials also often produce data in negative logic, as do many encoders. The solution is simple - complement the data using CPL after reading it or before sending it.
- Confusing actual I/O ports with registers that are inside I/O chips. Programmable I/O devices, such as the CTC, PIO, and SIO, typically have control or command registers that determine how the device operates and status registers that reflect the


## 158 Z80 ASSEMBLY LANGUAGE SUBROUTINES

current state of the device or the transfer. These registers are inside the chips; they are not connected to peripherals. Transferring data to or from these registers is not the same as transferring data to or from actual I/O ports.

- Using bidirectional ports improperly. Many devices, such as the PIO, have bidirectional I/O ports that can be used either for input or output. Normally, resetting the computer makes these ports inputs in order to avoid initial transients, so the program must explicitly change them to outputs if necessary. Be particularly careful of instructions that read bits or ports that are designated as outputs or that write into bits or ports designated as inputs. The only way to determine what will happen is to read the documentation for the specific device.
- Forgetting to clear status after performing an I/O operation. Once the processor has read data from a port or written data into a port, that port should revert to the not ready state. Some I/O devices change the status of their ports automatically after input or output operations, but others either do not or they change status automatically only after input. Leaving the status set can result in an endless loop or erratic operation.


## COMMON ERRORS IN INTERRUPT

## SERVICE ROUTINES

Many errors that are related to interrupts involve both hardware and software. The following are some of the more common mistakes:

- Failing to reenable interrupts. The Z80 disables interrupts automatically after accepting one, but does not reenable interrupts unless it executes EI.
- Failing to save registers. The Z80 does not automatically save any registers except the program counter, so any registers that the service routine uses must be saved explicitly in the stack.
- Saving or restoring registers in the wrong order. Registers must be restored in the opposite order from that in which they were saved.
- Enabling interrupts before initializing modes, priorities, the interrupt vector register, or other parameters of the interrupt system.
- Forgetting that the response to an interrupt includes saving the program counter at the top of the stack. The return address will thus be on top of whatever else is in the stack.
- Not disabling the interrupt during multi-byte transfers or instruction sequences that cannot be interrupted. In particular, watch for possible partial updating of data (such as time) that a service routine may use.
- Failing to reenable interrupts after a sequence that must be run with interrupts disabled. One problem here is that interrupts should not be enabled afterward if they were not enabled originally. This requirement is difficult to meet on the Z80 since its interrupt enable is not directly readable. The only way to access the interrupt flip-flop is by executing LD A,I or LD A,R; either instruction moves the interrupt flip-flop to the Parity/Overflow flag.
- Failing to clear the signal that caused the interrupt. The service routine must clear the interrupt even if no I/O operations are necessary. For example, even when the processor has no data to send to an interrupting output device, it must nonetheless either clear or disable the interrupt. Otherwise, the processor will get caught in an endless loop. Similarly, a real-time clock will typically require no servicing other than an updating of time, but the service routine still must clear the clock interrupt. This clearing may involve reading a timer register.
- Failing to communicate with the main program. The main program will not know that the interrupt has been serviced unless it is informed explicitly. The usual way to inform the main program is to have the service routine change a flag. The main program can tell from the flag's value whether the service routine has been executed. This procedure works like a postal patron raising a flag to indicate that there is mail to be picked up. The letter carrier lowers the flag after picking up the mail. Note that this simple procedure means that the main program must examine the flag often enough to avoid missing changes in its value. Of course, the programmer can always provide a buffer that can hold many data items.
- Failing to save and restore priority. The priority of an interrupt is often held in a write-only register or in a memory location. That priority must be saved just like a CPU register and restored properly at the end of the service routine. If the priority register is write-only, a copy of its contents must be saved in memory.


## REFERENCES

1. Duncan, F.G., "Level-Independent Notation for Microcomputer Programs," IEEE Micro, May 1981, pp. 47-52.

## Introduction to the Program Section

The program section contains sets of assembly language subroutines for the Z80 microprocessor. Each subroutine is documented with an introductory section and comments and is followed by at least one example of its use. The introductory material contains the following information about the purpose of the routine: its procedure and the registers that are used; the execution time, program size, and data memory required for the routine; as well as special cases, entry conditions, and exit conditions.

We have made each routine as general as possible. This is particularly difficult for the input/output ( $\mathrm{I} / \mathrm{O}$ ) and interrupt service routines described in Chapters 10 and 11 , since these routines are always computer-dependent in practice. In such cases, we have limited the computer-dependence to generalized input and output handlers and interrupt managers. We have drawn specific examples from computers based on the CP/M operating system, but the general principles are applicable to other Z 80 -based computers as well.

In all routines, we have used the following parameter passing techniques:

1. A single 8 -bit parameter is passed in the accumulator. A second 8-bit parameter is passed in register $B$, and a third in register $C$.
2. A single 16 -bit parameter is passed in register pair HL with the more significant byte in H. A second 16-bit parameter is passed in register pair DE with the more significant byte in D .
3. Large numbers of parameters are passed in the stack, either directly or indirectly. We assume that subroutines are entered via a CALL instruction that places the return address at the top of the stack, and hence on top of the parameters.

Where there has been a choice between execution time and memory usage, we have generally chosen to minimize execution time. We have therefore avoided slowly executing instructions such as stack transfers and instructions that use the index registers, even when they would make programs shorter. However, we have used
relative jumps whenever possible rather than the slightly faster but longer absolute jumps to make programs easier to relocate.

We have also chosen the approach that minimizes the number of repetitive calculations. For example, in the case of array indexing, the number of bytes between the starting addresses of elements differing only by one in a particular subscript (known as the size of that subscript) depends only on the number of bytes per element and the bounds of the array. Thus, the sizes of the various subscripts can be calculated as soon as the bounds of the array are known; the sizes are therefore used as parameters for the indexing routines, so that they need not be calculated each time a particular array is indexed.

As for execution time, we have specified it for most short routines. For longer routines we have given an approximate execution time. The execution time of programs involving many branches will obviously depend on which path the computer follows in a particular case. This is further complicated for the Z80 because conditional jump instructions themselves require different numbers of clock cycles depending on whether the branch is taken. Thus, a precise execution time is often impossible to define. The documentation always contains at least one typical example showing an approximate or maximum execution time.

Although we have drawn examples from CP/M-based systems, we have not made our routines compatible with the 8080 or 8085 processors. Readers who need routines that can run on any of these processors should refer to the $8080 / 8085$ version of this book. We have considered the Z 80 as an independent processor and have taken advantage of such features as block moves, block compares, loop control instructions, and relative jumps.

Our philosophy on error indicators and special cases has been the following:

1. Routines should provide an easily tested indicator (such as the Carry flag) of whether any errors or exceptions have occurred.
2. Trivial cases, such as no elements in an array or strings of zero length, should result in immediate exits with minimal effect on the underlying data.
3. Incorrectly specified data (such as a maximum string length of zero or an index beyond the end of an array) should result in immediate exits with minimal effect on the underlying data.
4. The documentation should include a summary of errors and exceptions (under the heading of "Special Cases").
5. Exceptions that may actually be convenient for the user (such as deleting more characters than could possibly be left in a string rather than counting the precise number) should be handled in a reasonable way, but should still be indicated as errors.

Obviously, no method of handling errors or exceptions can ever be completely consistent or well-suited to all applications. And rather than assume that the user will
always provide data in the proper form, we believe a reasonable set of subroutines must deal with this issue.

The subroutines are listed as follows:

## Code Conversion

4A Binary to BCD Conversion 167
4B BCD to Binary Conversion 170
4C Binary to Hexadecimal ASCII Conversion 172
4D Hexadecimal ASCII to Binary Conversion 175
4E Conversion of a Binary Number to Decimal ASCII 178
4F Conversion of ASCII Decimal to Binary 183
4G Lower-Case to Upper-Case Translation 187
4H ASCII to EBCDIC Conversion 189
4I EBCDIC to ASCII Conversion 192

## Array Manipulation and Indexing

5A Memory Fill

195

5B Block Move 198
5C Two-Dimensional Byte Array Indexing 201
5D Two-Dimensional Word Array Indexing 205
5E $\quad \mathrm{N}$-Dimensional Array Indexing 209

## Arithmetic

6A 16-Bit Multiplication ..... 217
6B 16-Bit Division ..... 220
6C 16-Bit Comparison ..... 225
6D Multiple-Precision Binary Addition ..... 228
6E Multiple-Precision Binary Subtraction ..... 231
6F Multiple-Precision Binary Multiplication ..... 234
6G Multiple-Precision Binary Division ..... 239
164 Z80 ASSEMBLY LANGUAGE SUBROUTINES
6H Multiple-Precision Binary Comparison ..... 245
6I Multiple-Precision Decimal Addition ..... 248
6J Multiple-Precision Decimal Subtraction ..... 251
6K Multiple-Precision Decimal Multiplication ..... 254
6L Multiple-Precision Decimal Division ..... 260
6M Multiple-Precision Decimal Comparison ..... 266
Bit Manipulations and Shifts
7A Bit Field Extraction ..... 267
7B Bit Field Insertion ..... 270
7C Multiple-Precision Arithmetic Shift Right ..... 273
7D Multiple-Precision Logical Shift Left ..... 276
7E Multiple-Precision Logical Shift Right ..... 279
7F Multiple-Precision Rotate Right ..... 282
7G Multiple-Precision Rotate Left ..... 285
String Manipulation
8A String Compare ..... 288
8B String Concatenation ..... 292
8C Find the Position of a Substring ..... 297
8D Copy a Substring from a String ..... 302
8E Delete a Substring from a String ..... 308
8F Insert a Substring into a String ..... 313
Array Operations
9A 8-Bit Array Summation ..... 319
9B 16-Bit Array Summation ..... 322
9C Find Maximum Byte-Length Element ..... 325
9D Find Minimum Byte-Length Element ..... 328
9E Binary Search ..... 331
9F Quicksort ..... 336
9G RAM Test ..... 347
9H Jump Table ..... 352
Input/Output
10A Read a Line from a Terminal ..... 356
10B Write a Line to an Output Device ..... 365
10C CRC-16 Checking and Generation ..... 368
10D I/O Device Table Handler ..... 373
10E Initialize I/O Ports ..... 385
10F Delay Milliseconds ..... 391
Interrupts
11A Unbuffered Input/Output Using an SIO ..... 394
11B Unbuffered Input/Output Using a PIO ..... 404
11C Buffered Input/Output Using an SIO ..... 413
11D Real-Time Clock and Calendar ..... 425

## Binary to BCD Conversion (BN2BCD)

Converts one byte of binary data to two bytes of BCD data.

Procedure: The program subtracts 100 repeatedly from the original data to determine the hundreds digit, then subtracts 10 repeatedly from the remainder to determine the tens digit, and finally shifts the tens digit left four positions and combines it with the ones digit.

Registers Used: AF, C, HL
Execution Time: 497 cycles maximum; depends on the number of subtractions required to determine the tens and hundreds digits
Program Size: 27 bytes Data Memory Required: None

## Entry Conditions

Binary data in A

## Exit Conditions

Hundreds digit in H
Tens and ones digits in L

## Examples

1. Data:

Result:
$(\mathrm{A})=6 \mathrm{E}_{16}$ (110 decimal)
$(\mathrm{H})=01_{16}$ (hundreds digit)
$(\mathrm{L})=10_{16}$ (tens and ones digits)
2. Data: $(\mathrm{A})=\mathrm{B} 7_{16}$ ( 183 decimal)

Result: $\quad(\mathrm{H})=01_{16}$ (hundreds digit)
$(\mathrm{L})=83_{16}$ (tens and ones digits)


168 CODE CONVERSION


```
# ;
GAMPLE EXECLITION:
```

NVERT OA HEXADECIMAL TO 10 ECD
LD A,OAH
CALL BNZECD $\quad ; H=O, L=10 H$
; CONVERT FF HEXADECIMAL TG 255 ECD

```
LD A,OFFH
EALL BN2BCD ;H = O2H,L = 5.5H
;CONVERT O HEXADECIMAL TO O EGD
LD A,O
CALL BN2BCD ;H=O,L=O
IR Sc.4A
END
```


## BCD to Binary Conversion (BCD2BN)

Converts one byte of BCD data to one byte of binary data.
Procedure: The program masks off the more significant digit, multiplies it by 10 using shifts ( $10=8+2$, and multiplying by 8 or by 2 is equivalent to three or one left shifts, respectively). Then the program adds the product to the less significant digit.

Registers Used: AF, BC
Execution Time: 60 cycles
Program Size: 14 bytes
Data Memory Required: None

## Entry Conditions

BCD data in A

## Exit Conditions

Binary data in A

## Examples

1. Data:
$(A)=99_{16}$
Result:
$(A)=63_{16}=99_{10}$
2. Data:
$(\mathrm{A})=23_{16}$
Result:
$(A)=17_{16}=23_{10}$

Title
Name:
BLLI to binary conversiom BED2BN

Furpose: Convert one byte of BCD data to one byte of binary data

Entry: Register $A=$ BCLI data
Exit: Register A = Binary data
Registers used: A, B, C,F
Time: $\quad 60$ cycles
60 cycles

;

                    Size:
    
                                Frogram 14 bytes ..... ;;
                                    ;
    ;
ECD2EN:
; MULTIPLY UPPER NIBELE BY 10 ANII SAVE IT
; UPPER NIBELE $: 10=$ UFPER NIBELE $;(S+2)$
LD B,A ;GAVE ORIGINAL EDCI VALUE IN E
AND OFOH ;MASK OFF IIPPER NIBELE
RRCA ;GHIFT RIGHT 1 EIT
LD $\quad \mathrm{C}, \mathrm{A} \quad ; \mathrm{C}=\mathrm{UPPER}$ NIBELE $: 3$
RRCA $\quad$ SHIFT RISHT 2 MORE TIMES
FRCA $\quad$; $A=$ UFPER NIBELE 2
ADI A, C
LD C,A $\quad \mathrm{C}=$ LPPEF NIEBLE $;(B+z)$
; GET LOWER NIBELE AND ADD IT TG THE
; EINARY EQUIVALENT OF THE IIFPER NIBELE
LD A,B ;GET ORIGINAL VALUE BACK
AND OFH ;MASK OFF UPFER NIBELE
ADD A, C ; AII TO EINARY UPFEF NIBELE
RET
;
$;$
5C.4E:

CALL BCDEBN $\quad$ A $=O H$
; CONVERT 9.9 ECD TO 63 HEXADECIMAL
LD A, O9\%H
CALL BCDEBN $; A=6 \Xi H$
;CONVERT 23 BCD TO 17 HEXADECIMAL
LD A,23H
CALL BCD2BN $; A=17 H$
IR SC4E
END

# Binary to Hexadecimal ASCII Conversion (BN2HEX) 

Converts one byte of binary data to two ASCII characters corresponding to the two hexadecimal digits.

Procedure: The program masks off each hexadecimal digit separately and converts it to its ASCII equivalent. This involves a simple addition of $30_{16}$ if the digit is decimal. If the digit is non-decimal, an additional 7 must be added to

Registers Used: AF, B, HL
Execution Time: 162 cycles plus two extra cycles for each non-decimal digit
Program Size: 28 bytes
Daia Memory Required: None
account for the break between ASCII 9 (3916) and ASCII A ( $41_{16}$ ).

## Entry Conditions

Binary data in A

## Exit Conditions

ASCII version of more significant hexadecimal digit in H
ASCII version of less significant hexadecimal digit in L

## Examples

$\begin{aligned} \text { 1. Data: } & (\mathrm{A})=\mathrm{FB}_{16} \\ \text { Result: } & (\mathrm{H})=46_{16} \text { (ASCII F) } \\ & (\mathrm{L})=42_{16} \text { (ASCII B) }\end{aligned}$
2. Data:
$(A)=59_{16}$
Result:
$(\mathrm{H})=35_{16}$ (ASCII 5)
$(\mathrm{L})=39_{16}$ (ASCII 9)


| ; | Exit: | Register $H=A S C I I$ more significant digit |
| :---: | :---: | :---: |
| ; |  | Register L = ASCII less significant digit |
| ; |  |  |
| ; | Registers used: | $A F, B, H L$ |
| ; |  |  |
| ; | Time: | Approximately 162 cycles |
| ; |  |  |
| ; | Size: | Frogram 28 bytes |
| ; |  |  |
| ; |  |  |

ENZHEX:

| ; CONVERT | HIGH NIBELE |  |
| :---: | :---: | :---: |
| LD | B, A | ; SAVE ORIGINAL BINARY VALIEE |
| ANLI | OFOH | ; GET HIGH NIBELE |
| RRCA |  | ; MOVE HIGH NIBELE TG LOW NIBELE |
| RFiCA |  |  |
| RRE:A |  |  |
| RREA |  |  |
| CALL | NASCII | ; CONVERT HIGH NIEELE TO ASEII |
| LD | H, A | ; RETURN HIGH NIEBLE IN H |
| ; CONVERT | LOW NIBELE |  |
| L.D | A, B |  |
| AND | OFH | ; GET LOW NIBELE |
| CALL | NASEII | ; CONVERT LOW NIEELE TO AGEII |
| LD | $L, A$ | ; FETUFIN LOW NIERLE IN L |

RET

```
;------------------------------------------------
; GUBROUITINE ASCII
FUUFOSE: CONVERT A HEXADECIMAL DIGIT TO ASCII
;ENTRY: A = BINARY IIATA IN LOWER NIBELE
#EXIT: A = ASCII CHAFACTER
;REGISTERS USEM: A,F
```

NASCII:

| CF' | 10 |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IR | C., NAS 1 | ; UIMF IF HIGH NIEBLE < 10 |  |  |  |  |  |  |
| ADD | A, 7 | ;ELSE ADLI 7 gח AFTER ADIING 0 THE <br> ; CHARACTER WILL BE IN "A".. "F" |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |
| ADD | A, ${ }^{\circ}$ | ; ADD ASLII O TO MAKE A CHARACTER |  |  |  |  |  |  |
| RET |  |  |  |  |  |  |  |  |

;

SAMPLE EXECUTIION:
;
;
SC4C:

```
&CONVERT O TO -OO*
```

```
C:ALL BN2HEX ;H=*O* =30H, L= '0'=30H
; CONVERT FF HEX TO 'FF'
LD A,OFFH
CALL BN2HEX ;H=*F*=46H,L='F*=4GH
; CONVERT 23 HEX TO 23*
LD A,23H
CALL BN2HEX ;H="2"=32H,L='3"=SSH
IN SC.4L
END
```


# Hexadecimal ASCII to Binary Conversion (HEX2BN) 

Converts two ASCII characters (representing two hexadecimal digits) to one byte of binary data.

Procedure: The program converts each ASCII character separately to a hexadecimal digit. This involves a simple subtraction of $30_{16}$ (ASCII 0 ) if the digit is decimal. If the digit is non-decimal, another 7 must be subtracted to account for the break between ASCII 9 ( $39_{16}$ ) and ASCII A $\left(41_{16}\right)$. The program then shifts the more significant digit left four bits and combines it with the

## Regisiers Used: AF, B

Execution Time: 148 cycles plus two extra cycles for each non-decimal digit
Program Size: 24 bytes
Daida Memory Required: None
less significant digit. The program does not check the validity of the ASCII characters (that is, whether they are indeed the ASCII representations of hexadecimal digits).

## Entry Conditions

More significant ASCII digit in H , less significant ASCII digit in L

## Exit Conditions

Binary data in A
$\qquad$

## Examples

1. Data:
$(\mathrm{H})=44_{16}(\mathrm{ASCIID})$
$(\mathrm{L})=37_{16}$ (ASCII 7)
Result:
$(\mathrm{A})=\mathrm{D} 7_{16}$
2. Data: $(\mathrm{H})=31_{16}$ (ASCII 1)
$(\mathrm{L})=42_{16}$ (ASCII B)
Result: $\quad(\mathrm{A})=1 \mathrm{~B}_{16}$

|  |  |  |
| :---: | :---: | :---: |
|  |  | ; |
| Title Name: | Hex ASCII to binary HEX2BN | ; |
|  |  | ; |
|  |  | ; |
| Purpose: | Convert two ASCII characters to one byte of binary data | ; |
| Entry: | Register $H=$ ASCII more significant digit | ; |


| ; |  | Register L = ASCII less significant digit |
| :---: | :---: | :---: |
| ; |  |  |
| ; | Exit: | Register $A=$ Binary data |
| ; |  |  |
| ; | Registers used: | $A F, B$ |
| ; |  |  |
| ; | Time: | Approximately $14 E$ cycles |
| ; |  |  |
| ; | Size: | Frogram 24 bytes |
| ; |  |  |
| ; |  |  |

HEX2EN:

| LI | A, L | ; GET LOW CHARACTER |
| :---: | :---: | :---: |
| CALL | AZHEX | ; CONVERT IT TG HEXADECIMAL |
| LD | B, A | ; Gave hex value in b |
| LD | A, H | ; GET HIGH CHAFACTER |
| CALL | A2HEX | ; CONVERT IT TG HEXADEIIMAL |
| RRCA |  | ; SHIFT HEX VALIE TO LIFPER 4 BITS |
| RREA |  |  |
| RRC: ${ }^{\text {a }}$ |  |  |
| RFic:A |  |  |
| QR | E | ; OR IN LOW HEX VALUE |
| RET |  |  |

```
SUBROUTTINE: AZHEX
:PURPOSE: CONVERT ASCII DIGIT TO A HEX DIGIT
:ENTRY: A = ASCII HEXADECIMAL DIGIT
:EXIT: A = BINARY VALUE OF ASCII DIGIT
;REGISTERS USED: A,F
```

AZHEX:

| SUB | $\bigcirc$ | ; SUETRACT ASCII GFFSET |
| :---: | :---: | :---: |
| CF' | 10 |  |
| UR | C. A2HEX 1 | ; BRANCH IF A IS A DECIMAL DIGIT |
| GUE | 7 | ; ELSE SUBTRAET OFFSET FQR LETTERS |

RET
;
;
;
;
SAMPLE EXECUTION:

SAMPLE EXECUTION:

SC4I:

; CONVERT "2F" TO 2F HEXADECIMAL
LD $\quad \mathrm{H},{ }^{\prime 2}$
LI L, ${ }^{\prime} F^{\prime}$

CALL HEX2EN ; $\mathrm{A}=2 \mathrm{FH}$
; CONVERT ‘2A" TO ZA HEXALIECIMAL

| LD | H, ${ }^{\text {a }}$ |
| :---: | :---: |
| LD | L, 'A' |

CALL HEX2BN : $A=2 A H$
IR SC:4D
END

# Conversion of a Binary Number to Decimal ASCII (BN2DEC) 

Converts a 16 -bit signed binary number into an ASCII string. The string consists of the length of the number in bytes, an ASCII minus sign (if needed), and the ASCII digits. Note that the length is a binary number, not an ASCII number.

Procedure: The program takes the absolute value of the number if it is negative. The program then keeps dividing the absolute value by 10 until the quotient becomes 0 . It converts each digit of the quotient to ASCII by adding ASCII 0 and concatenates the digits along with an ASCII

Registers Used: AF, BC, DE, HL,
Execution Time: Approximately 7200 cycles
Program Size: 107 bytes
Data Memory Required: Four bytes anywhere in memory for the buffer pointer (two bytes starting at address BUFPTR), the length of the buffer (one byte at address CURLEN), and the sign of the original value (one byte at address NGFLAG). This data memory does not include the output buffer which should be seven bytes long.
minus sign (in front) if the original number was negative.

## Entry Conditions

Base address of output buffer in HL Value to convert in DE

## Exit Conditions

Order in buffer:
Length of the string in bytes (a binary number) ASCII - (if original number was negative)
ASCII digits (most significant digit first)

## Examples

```
1. Data: Value to convert = 3EB7 16
    Result (in output buffer):
    0 5 \text { (number of bytes in buffer)}
    31 (ASCII 1)
    36 (ASCII 6)
    30 (ASCII 0)
    35 (ASCII 5)
    35 (ASCII 5)
    That is, 3EB7}\mp@subsup{7}{16}{}=1605\mp@subsup{5}{10}{
```

Result (in output buffer):
05 (number of bytes in buffer)
31 (ASCII 1)
36 (ASCII 6)
(ASCII 0)
35 (ASCII 5)
That is, $3 E B 7_{16}=16055_{10}$
2. Data: Value to convert $=\mathrm{FFC}_{16}$

Result (in output buffer):
0.3 (number of bytes in buffer)

2D (ASCII -)
35 (ASCII 5)
36 (ASCII 6)
That is, $\mathrm{FFC} 8_{16}=-56_{10}$, when considered as a signed two's complement number

| ; |  |  |
| :---: | :---: | :---: |
| ; |  |  |
| ; |  |  |
| ; |  |  |
| ; | Title | Binary to decimal ASCII |
| ; | Name: | BN2LEC |
| ; |  |  |
| ; |  |  |
| ; |  |  |
| ; | Furpose: | Convert a 1 G-bit signed binary number |
| ; |  | to ASEII data |
| ; |  |  |
| ; | Entry: | Register $H=$ High byte of gutput buffer address |
| ; |  | Register L = Low byte of cutput buffer address |
| ; |  | Register $\mathrm{L}=\mathrm{High}$ byte of value to convert |
| ; |  | Fiegister $E=$ Low byte of value ta sonvert |
| ; |  |  |
| ; | Exit: | The first byte of the buffer is the length, |
| ; |  | fallowed by the characters. |
| ; |  |  |
| ; | Registers used:. | $A F, E C, L E, H L$ |
| ; |  |  |
| ; | Time: | Approximately 7,200 cycles |
| ; |  |  |
| , | Size: | Frogram 107 bytes |
| ; |  | Lata 4 bytes |
| ; |  |  |
| ; |  |  |

## BN2DEC:

| ; SAVE | PARAMETERS |  |
| :---: | :---: | :---: |
| LD | (BUFPTR), HL | ; STORE THE EMFFER PGINTER |
| EX | [IE, HL |  |
| LD | A, O |  |
| LD | (CURLEN), A | ; CURRENT EUIFFEF LENGTH IS O |
| LD | A, H |  |
| LD | (NGFLAG), A | ; SAVE SIGN OF VALIIE |
| OR | A | ; SET FLAGS FROM VALIIE |
| UP | P, CNVEFT | ; LIIMF IF VALIEE IS PGSITIVE |
| EX | DE, HL | \%ELSE TAKE ABSOLUTE VALIE (O - VALIIE) |
| LD | HL, O |  |
| OR | A | ; CLEAR CARFi |
| SRC. | HL, DE | ; SUETFALT VALIJE FFiOM O |

## CNVERT:

| , H | $:=$ HL IIV 10 | (DIVIDENL, QUOTIENT) |
| :---: | :---: | :---: |
| ; DE | $:=\mathrm{HL}$ MOD 10 | (REMAINDEF) |
| LD | E, O | ; REMAINDER $=0$ |
| LD | B, 16 | ;16 EITE IN LIVIDEND |
| OR | A | ; CLEAR CAFRY TG START |

LIVLOGF:
; SHIFT THE NEXT EIT OF THE DUOTIENT INTO BIT O DF THE IIVIDEND ; SHIFT NEXT MOST SIGNIFICANT BIT QF LIVIDENII INTO

```
            ; LEAST SIGNIFICANT BIT OF REMAINDER
                ;HL HOLDS BOTH DIVIDEND AND QUIOTIENT. QUOTIENT IS SHIFTED
                    ; IN AS THE DIVIDEND IS SHIFTED OUT.
                ;E IS THE REMAINDER.
                    ; DO A 24-BIT SHIFT LEFT, SHIFTING
                    ; CARRY TO L, L TO H, H TOE E
                    FL L ;CAFFY (NEXT EIT OF QUOTIENT) TG BIT O
                    RL H ;SHIFT HIGH BYTE
                    FLL E :SHIFT NEXT EIT OF LIVIDEND
                    ; IF REMAINDER IS 10 OR MORE, NEXT EIT OF
                    ; QUOTIENT IS 1 (THIS EIT IS FLAEED IN CARFY)
                    LD A,E
                    SUB 10 SUBTRACT 10 FROM REMAINLIER
                    CCF :COMFLEMENT EAFFFY
                        ; (THIS IS NEXT BIT OF OLIOTIENT)
                    IR NC, LIECCNT ;ULMF IF REMAINDER IS LESS THAN 10
                    LD E,A ;OTHERWIGE REMAINDER = IIFFERENDE
                        ; BETWEEN PREVIOUS REMAINLIER AND 10
IECCNT:
                    D.INZ DVLOOP ;CONTINIIE LINTIL ALL EITS ARE DONE
                    ; SHIFT LAST CARRY INTO QUOTIENT
```



```
                    ; INEERT THE NEXT CHAFACTEF IN ASCII
CHINE:
            LD A,E
                    ADD A,OO* ;CONVERT O...9 TO ASEII *O*...9'
                    CALL INSERT
                    ; IF QUOTIENT IS NOT O THEN KEEF DIVIDING
                    LD A,H
                    GR L
                    IR NZ,CNVERT
EXIT:
```



```
Pas:
            FET
                ; RETIIFN
```

```
; SUBROUITINE: INSERT
;PURPQSE: INSERT THE CHAFACTER IN REGISTER A AT THE
FRONT OF THE EIIFFER
;ENTFY: CURLEN = LENGTH OF EUFFER
; BUFPTR = CUIRRENT ALDRESS OF LAST CHAFACTER IN BUFFER
;EXIT: REGISTER A INSERTED IMMEDIATELY AFTER LENGTH EYTE
REGISTERS USED: AF,B,C,D,E
```


INEERT:

EXITMF:

| LD | A, (CURLEN) | ; INCREMENT CURRENT LENGTH EY 1 |
| :---: | :---: | :---: |
| INC | A |  |
| LD | (CURLEN), A |  |
| LD | (HL), A | ; UPLATE LENGTH EYTE QIF EIIFFER |
| EX | DE, HL | ; HL FOINTS TO FIRST CHARACTER IN BIIFF |
| POP | AF | ; GET CHARACTER TO INSERT |
| LD | (HL), A | ; INSERT CHARACTER AT FRONT OF EUJFFER |
| POP | HL | ; RESTIRE HL |
| RET |  |  |
| ; DATA |  |  |
| ns | 2 | ; ADLRESS OF LAST CHAFACTER IN EIIFFER |
| LS | 1 | ; CURRENT LENGTH OF ElIFFER |
| DS | 1 | ; SIGN OF ORIGINAL VALIE |

```
; %
; SAMPLE EXECUTION:
;
;
```

SC4E:


```
    ;CONVERT 32767 TO `32767`
    LD HL,BLIFFER ;HL = BASE ADDRESS OF ELIFFER
    LD DE,32767 ;DE = 32767
    CALL BN2DEC: ;CONVEFT
    ; BUFFER SHOULD = 32767*
    ; CONVERT -3276E TO -3276S"
    LD HL, BIIFFEF ;HL = BASE ALIDRESS OF EIJFFER
    LD DE,-32768 ;DE = -32763
    CALL BN2DEC: ;CONVEFT
    IR SC4E ; BUIFFER SHOULD = *-327E®*
BUFFER: DS 7 ;7-BYTE BIIFFER
END
```


# Conversion of ASCII Decimal to Binary (DEC2BN) 

Converts an ASCII string consisting of the length of the number (in bytes), a possible ASCII - or + sign, and a series of ASCII digits to two bytes of binary data. Note that the length is an ordinary binary number, not an ASCII number.

Procedure: The program sets a flag if the first . ASCII character is a minus sign and skips over a leading plus sign. It then converts each subsequent digit to decimal by subtracting ASCII 0 , multiplies the previous digits by 10 (using the fact that $10=8+2$, so a multiplication by 10 can be reduced to left shifts and additions), and adds the new digit to the product. Finally, the program subtracts the result from 0 if the original number was negative. The program exits immediately, setting the Carry flag, if it finds some-

Registers Used: AF, BC, DE, HL
Execution Time: Approximately 152 cycles per byte plus a maximum of 186 cycles overhead
Program Size: 79 bytes
Data Memory Required: One byte anywhere in RAM (address NGFLAG) for a flag indicating the sign of the number

## Special Cases:

1. If the string contains something other than a leading sign or a decimal digit, the program returns with the Carry flag set to 1 . The result in HL is invalid.
2. If the string contains only a leading sign ( $\mathrm{ASClI}+$ or $\mathrm{ASCII}-$ ), the program returns with the Carry flag set to 1 and a result of 0 .
thing other than a leading sign or a decimal digit in the string.

## Entry Conditions

Base address of string in HL

## Exit Conditions

Binary value in HL
Carry flag is 0 if the string was valid; Carry flag is 1 if the string contained an invalid character.
Note that the result is a signed two's complement 16-bit number.

## Examples

1. Data:

## String consists of

04 (number of bytes in string)
31 (ASCII 1)
32 (ASCII 2)
33 (ASCII 3)
34 (ASCII 4)
That is, the number is $+1,234_{10}$

Result: $\quad(\mathrm{H})=04_{16}$ (more significant byte of binary data)
$(\mathrm{L})=\mathrm{D} 2_{16}$ (less significant byte of binary data)

That is, the number $+1,234_{10}=04 \mathrm{D} 2_{16}$

| 2. Data: | String consists of $\begin{aligned} & 06 \text { (number of bytes in string) } \\ & 2 \mathrm{D} \text { (ASCII -) } \\ & 33 \text { (ASCII 3) } \\ & 32 \text { (ASCII 2) } \\ & 37 \text { (ASCII 7) } \\ & 35 \text { (ASCII 5) } \\ & 30 \text { (ASCII 0) } \end{aligned}$ | Result: | $(\mathrm{H})=80_{16}$ (more significant byte of binary data) <br> $(\mathrm{L})=12_{16}$ (less significant byte of binary data) <br> That is, the number $-32,750_{10}=8012_{16}$ |
| :---: | :---: | :---: | :---: |

That is, the number is $-32,750_{10}$


## DEC2EN:

| ; INITIALIZE - SAVE LENGTH, CLEAR SIGN AND VALIIE |  |  |
| :---: | :---: | :---: |
| LD | A, (HL) | ; SAVE LENGTH IN E |
| LD | B, A |  |
| INC. | HL | ; POINT TO EYTE AFTER LENGTH |
|  | SUB A |  |
| LD | (NGFLAG), A | ; ASSlIME Number is Pusitive |
| LD | DE, 0 | ; START WITH VALUE $=0$ |
| ; CHECK FOR EMPTY BUIFFER |  |  |
|  | OR B | ; IS BUIFFER LENGTH ZERG? |


| UR | Z, EREXIT |  | ; YES, EXIT WITH VALUE $=0$ |  |
| :---: | :---: | :---: | :---: | :---: |
| ; CHECK | FOR MINUS OR | PLUS | SIGN IN FRONT |  |
| LD | A, (HL) |  | ; GET FIRST CHARACTER |  |
| $C \cdot \mathrm{P}$ | $\cdots$ |  | ; IS IT A MINUS SIGN? |  |
| UR | NZ, PLUS |  | ; NO, ERANCH |  |
| LI | A, OFFH |  |  |  |
| LD | (NGFLAG), A |  | ; YES, MAKE SIGN OF NLIMEER | NEGATIVE |
| , IR | SkIF |  | ; SKIP OVER MINUS SIGN |  |

PLIS:

| SKIP: | IR | NZ |
| :---: | :---: | :---: |
|  | INC: | HL |
|  | DEC | B |
|  | UR | Z, EREXIT |

```
; IS FIRST CHARACTER A PLIS SIGN?
```

; NO, START CONVERSION
; SKIP QUEF THE GIGN BYTE
; DECREMENT COIINT
;ERROR EXIT IF ONLY A SIGN IN EIIFFER
; CONVERSION LOOP
; CONTINUE LINTIL THE EUFFER IS EMFTY
; OR A NON-NLMERIC CHAFACTER IS FOLIND
C:NVERT:
LI A, (HL) ;GET NEXT CHARACTER
CHKDIG: SUB 'O'
UR C,EREXIT $\quad$ ERROR IF $\leqslant{ }^{\circ} \mathrm{O}^{\circ}$ (NOT A DIGIT)
$C F \quad 9+1$
IR NC, EREXIT ;ERROR IF > $9 \circ$ (NOT A DIGIT)
LD C.A :CHARACTER IS DIGIT, SAVE IT
; VALID DECIMAL RIGIT SO
; VALUE : = VALIJE * 10
; $\quad=$ VALUE $\because(8+2)$
; $=($ VALUE $* 8)+($ VALUE $* 2$ )
PUSH HL ; SAVE BLIFFER POINTER
EX DE,HL ;HL = VALIIE
ADD $\mathrm{HL}, \mathrm{HL}$; $\% 2$
LD E,L ;GAVE TIMES Z IN DE
LI D,H
ADD HL,HL ; 4
ADD HL,HL $;>8$
$\operatorname{ADD} \quad \mathrm{HL}, \mathrm{DE} \quad$;VALUE $=$ VALUE $;(8+2)$
; AnD IN THE NEXT DIGIT
; VALUE : = VALUE + DIGIT
LD E,C $\quad$ mOVE NEXT DIGIT TOE
LD $\quad \mathrm{D}, \mathrm{O}$; HIGH EYTE IS 0
ADD HL, DE ;ADD DIGIT TO VALUE
EX DE,HL ;DE = VALIE
POP HL ;POINT TO NEXT CHARACTER
INC HL
IUNZ CNVERT FCONTINUE CONVERSION
; CONVERSION IS COMFLETE, CHECK SIGN
EX DE,HL ;HL = VALIEE
LD A, (NGFLAEi)
QR A

## 186 CODE CONVERSION

```
    IR Z,OKEXIT ;JUMP IF THE VALIIE WAS POSITIVE
    EX DE,HL ;ELSE REPLACE VALUE WITH -VALUE
    LD HL,O
    OR A ;CLEAR CAFFiY
    SBC HL,DE
    ;NO ERRORS, EXIT WITH CARRY CLEAR
OKEXIT:
    OR A ; CLEAR CARFY
    RET
    ;AN ERROR. EXIT WITH CARRY SET
EREXIT:
    EX DE,HL ;HL = VALLIE
    SCF
    RET
    ; DATA
NGFLAG: IS 
;SIGN OF NIMMEER
; ;
; SAMPLE EXECUTION:
;
;
SC4F:
        :CONVERT `1234*
            LD HL,S1 ;HL = BASE ADDRESS OF S1
            CALL DEC2BN
                                    ;H=04,L = D2 HEX
            ; CONVERT `+32767`
            LD HL,S2
            CALL DECEBN
                                    ;HL = RASE ALIDRESS OF E2
                                ;H=7F, L = FF HEX
            ; CONVERT - 32763*
            LD HL,S3 ;HL = BASE ALIDRESS OF S3
            CALL DECEEN
                                ;H=80 HEX, L = OO HEX
S1: D
S2: DB <,'+32767'
53: DB 6,'-32768'
END
```


# Lower-Case to Upper-Case Translation (LC2UC) 

Converts an ASCII lower-case letter to its upper-case equivalent.

Procedure: The program uses comparisons to determine whether the data is an ASCII lowercase letter. If it is, the program subtracts $20_{16}$ from it, thus converting it to its upper-case equivalent. If it is not, the program leaves it unchanged.

## Registers Used: AF

Execution Time: 45 cycles if the original character is a lower-case letter, fewer cycles otherwise
Program Size: 11 bytes Data Memory Required: None

## Entry Conditions

Character in A

## Exit Conditions

If an ASCII lower-case letter is present in A, then its upper-case equivalent is returned in A. In all other cases, A is unchanged.

## Examples

$\begin{aligned} \text { 1. Data: } & (\mathrm{A})=62_{16} \text { (ASCII b) } \\ \text { Result: } & (\mathrm{A})=42_{16} \text { (ASCII B) }\end{aligned}$
2. Data:
$(\mathrm{A})=54_{16}(\mathrm{ASCII} \mathrm{T})$
Result:
$(A)=54_{16}(\mathrm{ASCII} T)$

| ; |  |  |
| :---: | :---: | :---: |
| ; |  |  |
| ; |  |  |
| ; |  |  |
| ; | Title | Lower-case to upper-case translation |
| ; | Name: | LCzUC |
| ; |  |  |
| ; |  |  |
| ; |  |  |
| ; | Furpose: | Convert one ASCII sharagter to upper case from |
| ; |  | lower case if necessary |
| ; |  |  |
| ; | Entry: | Register $A=$ Lower-case ASCII character |
| ; |  |  |
| ; | Exit: | Register $A=$ Upper-case ASCII character if A |
| ; |  | is lower case, else $A$ is unchanged |
| ; |  |  |
| ; | Registers used: | $A F$ |

188 CODE CONVERSION


Converts an ASCII character to its EBCDIC equivalent.
Procedure: The program uses a simple table lookup with the data as the index and address EBCDIC as the base. A printable ASCII character with no EBCDIC equivalent is translated to an EBCDIC space ( $40_{16}$ ); a non-printable ASCII character with no EBCDIC equivalent is translated to an EBCDIC NUL $\left(00_{16}\right)$.

Registers Used: AF, DE, HL
Execution Time: 55 cycles
Program Size: 11 bytes, plus 128 bytes for the conversion table
Data Memory Required: None

## Entry Conditions

ASCII character in A

## Exit Conditions

EBCDIC equivalent in A

## Examples



```
; ;
; Registers used: AF,DE,HL
; Time: 55 cycles
size: Program 11 bytes
;
;
    Data 128 bytes for the table
```

ASC2EB:

| LD | $H L, E B C D I C$ | ;GET BASE ALIDRESS OF EBCDIC TAELE |
| :--- | :--- | :--- |
| AND | $O I 111111 E$ | ;BE SIIRE EIT $7=0$ |
| LD | $E, A$ | :LSE ASCII AS INDEX INTO EBCDIC TABLE |
| LD | $\mathrm{H}, \mathrm{O}$ |  |
| ADD | $H L, L I E$ |  |
| LD | $A,(H L)$ |  |
| RET |  |  |

; ASCII TO EBCDIC TABLE
; A PRINTABLE ASCII CHARAC:TEF WITH NO EECDIC EQUIVALENT IS
; TRANSLATED TO AN EBCDIC SPACE (O4OH), A NONFRINTAELE ASCII CHARACTER
; WITH NO EQUIVALENT IS TRANSLATED TO A EBCLII NDL (OOOH)
EBCDIC:


```
;
SAMPLE EXENUTION: ;
SAMPLE EXECUITION:
OM, ;
\(\mathrm{SC} 4 \mathrm{H}:\)
```

```
;CONVERT ASCII "A' TO EBCDIC
```

;CONVERT ASCII "A' TO EBCDIC
LD A,'A` ;ASCII 'A* LD A,'A` ;ASCII 'A*
CALL ASC2EB ;EBCDIC "A' = OC1H
CALL ASC2EB ;EBCDIC "A' = OC1H
;CONVERT ASCII ;1" TO EBCIIC
;CONVERT ASCII ;1" TO EBCIIC
LD A,`1* ;ASCII "1* LD A,`1* ;ASCII "1*
CALL ASC2EB ;ERCDIC '1%=OF1H
CALL ASC2EB ;ERCDIC '1%=OF1H
;CONVERT ASCII `a' TO EBCLIIC ;CONVERT ASCII `a' TO EBCLIIC
LD A,"a" ;ASCII "a"
LD A,"a" ;ASCII "a"
CALL ASC2EB ;EBCDIC "a" = 0B1H
CALL ASC2EB ;EBCDIC "a" = 0B1H
.IR SC4H
.IR SC4H
END

```
END
```


## EBCDIC to ASCII Conversion (EB2ASC)

Converts an EBCDIC character to its ASCII equivalent.

Procedure: The program uses a simple table lookup with the data as the index and address ASCII as the base. A printable EBCDIC character with no ASCII equivalent is translated to an ASCII space ( $20_{16}$ ); a non-printable EBCDIC character with no ASCII equivalent is translated to an ASCII NUL $\left(00_{16}\right)$.

Registers Used: AF, DE, HL
Execution Time: 48 cycles
Program Size: 9 bytes, plus 256 bytes for the conversion table
Data Memory Required: None

## Entry Conditions

EBCDIC character in A

## Exit Conditions

ASCII equivalent in A

## Examples

1. Data: $(\mathrm{A})=85_{16}($ EBCDIC e)
Result: $(\mathrm{A})=65_{16}$ (ASCII e)
2. Data: $(\mathrm{A})=4 \mathrm{E}_{16}(\mathrm{EBCDIC}+)$
Result:
$(\mathrm{A})=2 \mathrm{~B}_{16}(\mathrm{ASCII}+)$


| ; | Time: | 48 eycles |
| :--- | :--- | :--- |
| ; | Size: | Program 9 bytes |
| ; |  | nata 256 bytes for the table |
| $;$ |  |  |

EB2ASC:
LD HL,ASCII $\quad$ GET BASE ADDRESS OF ASCII TABLE

LD E,A
LD $\mathrm{D}, \mathrm{O}$
ADD HL,DE
LD A, (HL) ;GET ASGII CHARACTER
RET
;EBCDIC TO ASCII TABLE
; A FRINTABLE EBCDIC CHAFACTER WITH NO ASCII EQUIVALENT IS
; TRANSLATED TO AN ASCII SPACE (OZOH), A NONPRINTABLE EBCDIC CHARACTER ; WITH NO EQUIVALENT IS TRANSLATED TO AN ASCII NUIL (OOOH) ASCII:

| ; | NUL SOH STX ETX DEL | ; EBCOIC |
| :---: | :---: | :---: |
| DB | $000 \mathrm{H}, 001 \mathrm{H}, 002 \mathrm{H}, 003 \mathrm{H}, 000 \mathrm{H}, 009 \mathrm{H}, 000 \mathrm{H}, 07 \mathrm{FH}$ | ; ASCII |
| ; | VT FF CR SO SI | ; EBCDIC |
| DB | $000 \mathrm{H}, 000 \mathrm{H}, 000 \mathrm{H}, 00 \mathrm{BH}, 00 \mathrm{CH}, \bigcirc 0 \mathrm{DH}, \bigcirc 0 \mathrm{OH}, 0 \mathrm{OFH}$ | ; ASCII |
| ; | ILE DC1 DC2 DC3 ES | ; EBCDIC |
| DB | $010 \mathrm{H}, 011 \mathrm{H}, 012 \mathrm{H}, 013 \mathrm{H}, \mathrm{OOOH}, 000 \mathrm{H}, 008 \mathrm{H}, 00 \mathrm{OH}$ | ; ASCII |
| ; | CAN EM IFS IGS IRS IUS | ; EBCLIC |
| DB | $018 \mathrm{CH}, 019 \mathrm{H}, 000 \mathrm{H}, 000 \mathrm{H}, 01 \mathrm{CH}, 01 \mathrm{DH}, 01 \mathrm{EH}, 01 \mathrm{FH}$ | ; ASCII |
| ; | LF ETE ESC. | ; ERCDIC |
| DB | $000 \mathrm{H}, 000 \mathrm{H}, 000 \mathrm{H}, 000 \mathrm{H}, 000 \mathrm{H}, 00 \mathrm{OH}, 017 \mathrm{H}, 01 \mathrm{BH}$ | ; ASCII |
| ; | ENQ ACK BEL | ; EBCLIT |
| DB | $000 \mathrm{H}, 000 \mathrm{H}, 000 \mathrm{H}, 000 \mathrm{H}, 000 \mathrm{H}, 005 \mathrm{H}, 006 \mathrm{H}, 007 \mathrm{H}$ | ; ASCII |
| ; | SYN EOT | ; EBCDIC |
| DR | $\mathrm{OOOH}, \mathrm{OOOH}, 016 \mathrm{H}, 00 \mathrm{OH}, \mathrm{OOOH}, \mathrm{OOOH}, \mathrm{OOOH}, 004 \mathrm{H}$ | ; ASC:II |
| ; | DC4 NAK SUB | ; ERCLIIC |
| LB | $000 \mathrm{H}, \mathrm{OOOH}, 000 \mathrm{H}, 000 \mathrm{H}, 014 \mathrm{H}, 015 \mathrm{H}, 000 \mathrm{H}, 01 \mathrm{AH}$ | ; ASCII |
| ; | SFACE | ; EBCEIC |
| LE | $, \mathrm{OOOH}, \mathrm{OOOH}, \mathrm{OOOH}, \mathrm{OOOH}, \mathrm{OOOH}, \mathrm{OOOH}, \mathrm{OOOH}$ | ; ASCII |
| ; | < ( + | - EBCDIE |
| DB |  | ; ASCII |
| ; | 8. | ; EBCIIC |
| DB | "\& , $\mathrm{OOOH}, \mathrm{OOOH}, \mathrm{OOOH}, \mathrm{OOOH}, \mathrm{OOOH}, \mathrm{OOOH}, \mathrm{OOOH}$ | ; ASCII |
| ; | \$ \% ) ; | ; EECDIC |
| DE |  | ; ASCII |
| ; | - 1 | ; EBCIIC |
| DE | _', , , $\mathrm{OOOH}, \mathrm{OOOH}, \mathrm{OOOH}, \mathrm{OOOH}, \mathrm{OOOH}, \mathrm{OOOH}$ | ; ASCII |
| ; | \% - > ? | ; EBCIIT |
| DB |  | ; ASCII |
| ; |  | ; EBCDIC |
| DB | $\mathrm{OOOH}, \mathrm{OOOH}, \mathrm{OOOH}, \mathrm{OOOH}, \mathrm{OOOH}, \mathrm{OOOH}, \mathrm{OOOH}, \mathrm{OOOH}$ | ; ASC:II |
| ; | : \# e | ; EBCDIC |
| DB |  | ; ASC:II |
| ; |  | ; ERCDIC |
| DB |  | ; ASCII |
| ; | h i | ; EBCOIC |



## SAMPLE EXECUTION:

SC4I:

| ; CONVERT | ERCDIC | TO | ASCII |  |
| :---: | :---: | :---: | :---: | :---: |
| LD | A, OC:1H |  | "EECLIC "A" |  |
| CALL | EBEASC |  | ; $A$ SCII ${ }^{\prime} A$ " $=$ | O41H |
| ; CONVERT | EBCDIC | TO | ASCII |  |
| LD | A, OFIH |  | ;EBCHIL: 1 " |  |
| CALL | EB2ASC: |  | ;ASCII $1 \%=$ | Q 1 H |
| ; CONVERT | EBCDIC | TO | ASEII |  |
| LD | A, OB1H |  | ; EECDIC "a |  |
| CALL | EBEASC |  | ;ASCII "a" $=$ | OG1H |
| IR | SC4 I |  |  |  |

END

Places a specified value in each byte of a memory area of known size, starting at a given address.

Procedure: The program stores the specified value in the first byte and then uses a block move to fill the remaining bytes. The block move simply transfers the value a byte ahead during each iteration.

Registers Used: AF, BC, DE, HL
Execution Time: Approximately 21 cycles per byte plus 50 cycles overhead
Program Size: 11 bytes
Data Memory Required: None

## Special Cases:

1. A size of $0000_{16}$ is interpreted as $10000_{16}$. It therefore causes the program to fill 65,536 bytes with the specified value.
2. Filling areas occupied or used by the program itself will cause unpredictable results. Obviously, filling the stack area requires special caution, since the return address is saved there.

## Entry Conditions

Starting address of memory area in HL
Area size (number of bytes) in BC
Value to be placed in memory in A

## Exit Conditions

The area from the base address through the number of bytes given by the area size is filled with the specified value. The area thus filled starts at BASE and continues through BASE + SIZE - 1 (BASE is the base address and SIZE is the area size).

## Examples

| 1. Data: | Value $=\mathrm{FF}_{16}$ <br>  <br> Area size $($ in bytes $)=0380_{16}$ <br>  <br> Base address $=1 \mathrm{AE} 0_{16}$ |
| ---: | :--- |
| Result: | $\mathrm{FF}_{16}$ placed in addresses $1 \mathrm{AE}_{16}$ through |
|  | 1E5F $_{16}$ |

2. Data: Value $=00_{16}$ ( Z 80 operation code for NOP$)$

Area size (in bytes) $=1 \mathrm{C} 65_{16}$
Base address $=\mathrm{E} 34 \mathrm{C}_{16}$
Result: $\quad 00_{16}$ placed in addresses $E 34 \mathrm{C}_{16}$ through $\mathrm{FFB}_{16}$
; ;
;
;
;
;
;

MFILL:

| LD | (HL), A | ; FILL FIRST BYTE WITH VALIE |
| :---: | :---: | :---: |
| LD | D, H | ; DESTINATION PTR = SOURCE PTR + 1 |
| LD | E,L |  |
| INC | DE |  |
| DEC | BC. | ; ELIMINATE FIRST BYTE FROM COUNT |
| LD | A, B | ; ARE THERE MORE BYTES TO FILL? |
| OR | C |  |
| RET | Z | ; NO, RETURN - SIZE WAS 1 |
| LDIR |  | ; YES, LISE BLOCK MOVE TO FILL REST |
|  |  | ; BY Maving value ahead 1 BYTE |

RET

| LD | $\mathrm{HL}, \mathrm{BF} 1$ | ; STARTING ADDRESS |
| :--- | :--- | :--- |
| LD | $\mathrm{BC}, \mathrm{SIZE1}$ | ;NUMBER OF BYTES |


|  | $\begin{aligned} & \text { LD } \\ & \text { CALL } \end{aligned}$ | A, $O$ MFILL | ; Value to fill ;FILL MEMORY |  |
| :---: | :---: | :---: | :---: | :---: |
|  | ; FILL | BF2 Through | BF2+1999 WITH FF |  |
|  | LD | HL, BF2 | ; STARTING ADDRESS |  |
|  | LD | BC, SIzE2 | ; Number of bytes |  |
|  | LD | A, OFFH | ; value to fill |  |
|  | call | MFILL | ; Fill memorir |  |
|  | JR | SC5A |  |  |
| SIZE1 | EQU | 16 | ; SIZE OF RUFFER 1 | (10 HEX) |
| SIZE2 | Equ | 2000 | ;SIZE OF BUFFER 2 | (07DO HEX) |
| BF1: | DS | SIZE1 |  |  |
| BF2: | DS | SIZE2 |  |  |
|  | END |  |  |  |

Moves a block of data from a source area to a destination area.

Procedure: The program determines if the base address of the destination area is within the source area. If it is, then working up from the base address would overwrite some source data. To avoid overwriting, the program works down from the highest address (this is sometimes called a move right). If the base address of the destination area is not within the source area, the program simply moves the data starting from the lowest address (this is sometimes called a move left). An area size (number of bytes to move) of $0000_{16}$ causes an exit with no memory changed. The program provides automatic address wraparound mod 64 K .

Registers Used: AF, BC, DE, HL
Execution Time: 21 cycles per byte plus 97 cycles overhead if data can be moved starting from the lowest address (i.e., left) or 134 cycles overhead if data must be moved starting from the highest address (i.e., right) because of overlap.

Program Size: 27 bytes
Data Memory Required: None

## Special Cases:

1. A size (number of bytes to move) of 0 causes an immediate exit with no memory changed.
2. Moving data to or from areas occupied or used by the program itself or by the stack will have unpredictable results.

## Entry Conditions

Base address of source area in HL
Base address of destination area in DE
Number of bytes to move in register BC

## Exit Conditions

The block of memory is moved from the source area to the destination area. If the number of bytes to be moved is NBYTES, the base address of the destination area is DEST, and the base address of the source area is SOURCE, then the data in addresses SOURCE through SOURCE + NBYTES -1 is moved to addresses DEST through DEST + NBYTES -1 .

## Examples

1. Data: Number of bytes to move $=0200_{16}$ Base address of destination area $=05 \mathrm{Dl}_{16}$ Base address of source area $=035 \mathrm{E}_{16}$
Result: The contents of locations $035 \mathrm{E}_{16}$ through $055 \mathrm{D}_{16}$ are moved to $05 \mathrm{D1}_{16}$ through $07 \mathrm{D} 0_{16}$
2. Data: Number of bytes to move $=1 \mathrm{~B} 7 \mathrm{~A}_{16}$ Base address of destination area $=\mathrm{C} 946_{16}$ Base address of source area $=\mathrm{C} 300_{16}$
Result: The contents of locations $\mathrm{C} 300_{16}$ through DE79 ${ }_{16}$ are moved to $\mathrm{C} 946_{16}$ through $\mathrm{E}_{\mathrm{BFF}}^{16}$

Note that Example 2 is a more difficult problem than Example 1 because the source and destination areas overlap. If, for instance, the program were simply to move data to the destination area starting from the lowest address, it would initially move the contents of $\mathrm{C} 300_{16}$ to $\mathrm{C} 946_{16}$.

This would destroy the old contents of C946 16 , which are needed later in the move. The solution to this problem is to move the data starting from the highest address if the destination area is above the source area but overlaps it.

Title Block Move ..... ;
Name: Block
BLKMOV ..... ;;Purpose: Move data from source to destination;
Entry: Registers $\mathrm{H}=$ High byte of source address ..... ;
Register $L=L O W$ byte of source address ..... ;Register $E=$ Low byte of destination address ;Register $C=$ Low byte of number of bytes to move;
Data moved from source to destination ..... ;
Registers used:AF, BC, DE, HL ..... ;
Time: ..... ;
if no overlap exists, 134 cycles overhead
if overlap occurs;
Size: Program 27 bytes ..... ;$;$

BLKMOV:


```
    SBC HL,DE
    AND A ;THEN SUBTRACT AREA SIZE
    SBC HL,BC
    POP HL ;RESTORE DESTINATION
    EX DE,HL
    UR NC,DOLEFT ;NUMP IF NO PROBLEM WITH QVERLAP
    ;DESTINATION AREA IS ABOVE SOURCE AREA AND OVERLAPS IT
    ;MOVE FROM HIGHEST ADDRESS TO AVOID DESTROYING DATA
    ADD HL,BC ;SOURCE = SOURCE + LENGTH - 1
    DEC HL
    EX DE,HL ;DEST = DEST + LENGTH - 1
    ADD HL,BC
    DEC HL
    EX DE,HL
    LDDR ;BLOCK MOVE HIGH TO LOW
    RET
    ;ORDINARY MOVE STARTING AT LOWEST ADDRESS
DOLEFT:
    LDIR ;BLOCK MOVE LOW TO HIGH
    RET
```



```
    ;MOVE }11\mathrm{ HEX BYTES FROM 2000-2010 HEX TO 2010-2020 HEX
SC5B:
\begin{tabular}{ll} 
LD & HL, SOURCE \\
LD & DE, DEST \\
LD & RC,LEN \\
CALL & BLKMOV \\
JR & SCSB \(\quad\) MOVE DATA FROM SOURCE TO DESTINATION \\
END &
\end{tabular}
```


# Two-Dimensional Byte Array <br> Indexing (D2BYTE) 

Calculates the address of an element of a two-dimensional byte-length array, given the base address of the array, the two subscripts of the element, and the size of a row (that is, the number of columns). The array is assumed to be stored in row major order (that is, by rows) and both subscripts are assumed to begin at 0 .

Procedure: The program multiplies the row size (number of columns in a row) times the row subscript (since the elements are stored by rows) and adds the product to the column subscript. It then adds the sum to the base address. The program performs the multiplication using a

Registers Used: AF, BC, DE, HL
Execułion Time: Approximately 1100 cycles, depending mainly on the amount of time required to perform the multiplication.
Program Size: 44 bytes
Data Memory Required: Four bytes anywhere in memory to hold the return address (two bytes starting at address RETADR) and the column subscript (two bytes starting at address SS2).
standard shift-and-add algorithm (see Subroutine 6A).

## Entry Conditions

Order in stack (starting from the top)
Less significant byte of return address
More significant byte of return address
Less significant byte of column subscript
More significant byte of column subscript
Less significant byte of the size of a row (in bytes)
More significant byte of the size of a row (in bytes)
Less significant byte of row subscript
More significant byte of row subscript
Less significant byte of base address of array
More significant byte of base address of array

## Exit Conditions

Address of element in HL

## Examples

1. Data:

Base address $=3 \mathrm{C} 00_{16}$
Column subscript $=0004_{16}$
Size of row (number of columns) $=0018_{16}$ Row subscript $=0003_{16}$

$$
\begin{aligned}
& \text { Result: Element address }=3 \mathrm{C} 00_{16}+0003_{16} * 0018_{16}+ \\
& 0004_{16}=3 \mathrm{CO}_{16}+0048_{16}+0004_{16}= \\
& 3 \mathrm{C} 4 \mathrm{C}_{16} \\
& \text { That is, the address of } \operatorname{ARRAY}(3,4) \text { is } 3 \mathrm{C}_{4} \mathrm{C}_{16}
\end{aligned}
$$

Note that all subscripts are hexadecimal $\left(35_{16}=53_{10}\right)$.

The general formula is

> ELEMENT ADDRESS = ARRAY BASE
> ADDRESS + ROW SUBSCRIPT $*$ ROW SIZE + COLUMN SUBSCRIPT
2. Data: Base address $=6 \mathrm{~A}_{4} \mathrm{~A}_{16}$ Column subscript $=0035_{16}$ Size of row (number of columns) $=0050_{16}$ Row subscript $=0002_{16}$

Result: Element address $=6 \mathrm{~A}_{4} \mathrm{~A}_{16}+0002_{16} * 0050_{16}+$ $0035_{16}=6 \mathrm{~A}_{4} \mathrm{~A}_{16}+00 \mathrm{~A} 0_{16}+0035_{16}=$ $6 \mathrm{BlF}_{16}$
That is, the address of $\operatorname{ARRAY}(2,35)$ is $6 \mathrm{BIF}_{16}$

Note that we refer to the size of the row subscript; the size is the number of consecutive memory addresses for which the subscript has the same value. This is also the number of bytes from the starting address of an element to the starting address of the element with the same column subscript but a row subscript one larger.;

|  | ; |
| :---: | :---: |
| Title Name: | Two-dimensional byte array indexing D2BYTE |
| Name: |  |
|  |  |
| Purpose: | Given the base address of a byte array, two |
|  | subscripts I', and the size of the first |
|  | subscyipt in bytes, calculate the address of |
|  | $A[I, j]$. The array is assumed to be stored in |
|  | row major order (A[0,0], $A[0,1], \ldots ., A[K, L]$ ), |
|  | and both dimensions are assumed to begin at |
|  | zero as in the following Fascal declaration: |
|  | A: ARRAY[0..2,0..7] OF BYTE; |
| Entry: | TOP OF STACK |
|  | Low byte of return address, |
|  | High byte of return address, |
|  | Low byte of second subscript (column element), |
|  | High byte of second subscript (column element), ; |
|  | Low byte of first subscript size, in bytes, |
|  | High byte of first subscript size, in bytes, |
|  | Low byte of first subscript (row element), |
|  | High byte of first subscript (row element), |
|  | Low byte of array base address, |
|  | High byte of array base address, |
|  | NOTE: |
|  | The first subscript size is length of a row |
|  | in bytes |

Title Two-dimensional byte array indexing D2BYTE;

Given the base address of a byte array, two ; subscripts 'I', 'J', and the size of the first ; subscript in bytes, calculate the address of ; A[I, 3$]$. The array is assumed to be stored in ; row major order (A[O,O], $A[O, 1], \ldots, A[K, L]$ ), ; and both dimensions are assumed to begin at ; zero as in the following Fascal declaration:

A: ARRAY[0..2,0..7] OF BYTE;
TOP OF STACK Low byte of return address, High byte of return address, Low byte of second subscript (column element), ; High byte of second subscript (column element), Low byte of first subscript size, in bytes, ; High byte of first subscript size, in bytes, ; Low byte of first subscript (row element), ; High byte of first subscript (row element), ; Low byte of array base address, ; High byte of array base address, ;

## NOTE:

The first subscript size is length of a row; in bytes


| RETADR: | DS | 2 | ; TEMPORARY FOR RETURN ADLRESS |
| :---: | :---: | :---: | :---: |
| SS2: | DS | 2 | ; TEMPORARY FOR SECOND SUBSCRIPT |
| ; |  |  |  |
| ; |  |  |  |
| ; | SAMPLE EXECUTION: |  |  |
| ; |  |  |  |
| ; |  |  |  |
| Sc5c: |  |  |  |
|  | LD | HL, ARY | ; PUSH BASE ADDRESS OF ARRAY |
|  | PUSH | HL |  |
|  | LD | HL, (SUBS1) | ; PUSH FIRST SUBSCRIPT |
|  | PUSH | HL |  |
|  | LD | HL, (SSURS1) | ; PUSH SIZE OF FIRST SUBSCRIPT |
|  | PUSH | HL |  |
|  | LD | HL, (SUBS2) | ;PUSH SECOND SUBSCRIPT |
|  | PUSH | HL |  |
|  | CALL | D2BYTE | ; Calculate address |
|  |  |  | ; FOR THE INITIAL TEST DATA |
|  |  |  | ; HL = ADDRESS OF ARY (2,4) |
|  |  |  | ; $=A R Y+(2 \times 3)+4$ |
|  |  |  | $; \quad=A R Y+20 \text { (CONTENTS ARE 21) }$ |
|  |  |  | : NOTE BOTH SUBSCRIPTS START AT O |
|  | . IR | Sc5c |  |
|  | ; DATA |  |  |
| SUBS1: | IW | 2 | ; SUBSCRIPT 1 |
| SSUBS1: | LW | 8 | ;SIZE OF SUBSCRIPT 1 |
| SUBS2: | DW | 4 | ; SUBSCRIPT 2 |
| ; THE ARRAY ( 3 ROWS OF 8 COLUMNS) |  |  |  |
| ARY: | DB | 1,2,3,4 | 6,7,8 |
|  | DB | 9, 10, 11, 12, | 14,15,16 |
|  | DB | 17, 18, 19,20, | 22,23,24 |
|  | END |  |  |

Sc5c:

# Two-Dimensional Word Array <br> Indexing (D2WORD) 

Calculates the starting address of an element of a two-dimensional word-length (16-bit) array, given the base address of the array, the two subscripts of the element, and the size of a row in bytes. The array is assumed to be stored in row major order (that is, by rows) and both subscripts are assumed to begin at 0 .

Procedure: The program multiplies the row size (in bytes) times the row subscript (since the elements are stored by row), adds the product to the doubled column subscript (doubled because each element occupies two bytes), and adds the sum to the base address. The program uses a

> Registers Used: AF, BC, DE, HL
> Execution Time: Approximately 1100 cycles, depending mainly on how long it takes to multiply row size times row subscript
> Program Size: 45 bytes
> Data Memory Required: Four bytes anywhere in memory to hold the return address (two bytes starting at address RETADR) and the column subscript (two bytes starting at address SS2)
standard shift-and-add algorithm (see Subroutine 6A) to multiply.

## Entry Conditions

Order in stack (starting at the top)
Less significant byte of return address
More significant byte of return address
Less significant byte of column subscript More significant byte of column subscript
Less significant byte of size of rows (in bytes) More significant byte of size of rows (in bytes)
Less significant byte of row subscript
More significant byte of row subscript
Less significant byte of base address of array More significant byte of base address of array

## Exit Conditions

Starting address of element in HL
The element occupies the address in HL and the next higher address

## Examples

1. Data: | Base address $=5 \mathrm{E} 14_{16}$ |
| :--- |
| Column subscript $=0008_{16}$ |
| Size of a row (in bytes) $=001 \mathrm{C}_{16}$ (i.e., each |
| row has $0014_{10}$ or $000 \mathrm{E}_{16}$ word-length ele- |
| ments) |
| Row subscript $=0005_{16}$ |

Result: Element starting address $=5 \mathrm{E} 14_{16}+0005_{16} *$ $001 \mathrm{C}_{16}+0008_{16} * 2=5{\mathrm{E} 14_{16}}+008 \mathrm{C}_{16}+$ $0010_{16}=5 \mathrm{~EB}_{16}$
That is, the starting address of $\operatorname{ARRAY}(5,8)$ is $5 \mathrm{~EB} 0_{16}$ and the element occupies $5 \mathrm{~EB} 0_{16}$ and $5 \mathrm{EBl}_{16}$
2. Data: Base address $=\mathrm{B} 100_{16}$

Column subscript $=0002_{16}$
Size of a row (in bytes) $=0008_{16}$ (i.e., each row has four word-length elements)
Row subscript $=0006_{16}$
Result: Element starting address $=\mathrm{B} 100_{16}+0006_{16}$ * $0008_{16}+0002_{16} * 2=\mathrm{B} 100_{16}+0030_{16}+$ $0004_{16}=$ B $134_{16}$
That is, the starting address of $\operatorname{ARRAY}(6,2)$ is $\mathrm{B} 134_{16}$ and the element occupies $\mathrm{B} 134_{16}$ and $\mathrm{B} 135_{16}$

The general formula is
ELEMENT STARTING ADDRESS $=$ ARRAY
BASE ADDRESS + ROW SUBSCRIPT *
SIZE OF ROW + COLUMN SUBSCRIPT * 2

Note that one parameter of this routine is the size of a row in bytes. The size for word-length elements is the number of columns per row times 2 (the size of an element in bytes). The reason we chose this parameter rather than the number of columns or the maximum column index is that this parameter can be calculated once (when the array bounds are determined) and used whenever the array is accessed. The alternative parameters (number of columns or maximum column index) would require extra calculations during each indexing operation.
;
;
;
;
;
;
;


| ; |  |  | ; |
| :---: | :---: | :---: | :---: |
| ; | Exit: | Register $H=$ High byte of element address | ; |
| ; |  | Register L = High byte of element address | ; |
| ; |  |  | ; |
| ; | Registers used: | $A F, B C, D E, H L$ | ; |
| ; |  |  | ; |
| ; | Time: | Approximately 1100 cycles | ; |
| ; |  |  | ; |
| ; | Size: | Program 45 bytes | ; |
| ; |  | Data 4 bytes | ; |
| ; |  |  | ; |
| ; |  |  | ; |

D2WORD:

| SAVE RETURN ADDRESS |  |
| :--- | :--- |
| POP | HL |
| LD | (RETADR), HL |

;GET SECOND SUBSCRIPT, MULTIPLY BY 2 FOR WORD-LENGTH ELEMENTS POP HL
ADD HL,HL $; 2$

LD (SS2),HL
;GET SIZE OF FIRST SUBSCRIPT (ROW LENGTH), FIRST SUBSCRIPT
POP DE ;GET LENGTH OF ROW
POP BC ;GET FIRST SUBSCRIPT
; MULTIPLY FIRST SUBSCRIPT ROW LENGTH USING SHIFT AND ADD ; ALGORITHM. PRODUCT IS IN HL
$\mathrm{LD} \quad \mathrm{HL}, \mathrm{O} \quad$;PRODIICT $=0$
LD A. $15 \quad$;COUNT $=$ BIT LENGTH - 1
MLP:


|  | ; DATA |  |  |
| :---: | :---: | :---: | :---: |
| RETADR: | DS | 2 | ; TEMPORARY FOR RETURN ADDRESS |
| SS2: | DS | 2 | ; TEMPORARY FOR SECOND SUBSCRIPT |
| ; |  |  |  |
| ; |  |  |  |
| ; | SAMPLE | EXECUTION: |  |
| ; |  |  |  |
| ; |  |  |  |
| Scsin: |  |  |  |
|  | LD | HL, ARY | ; PUISH BASE ALIDRESS OF ARRAY |
|  | PUSH | HL |  |
|  | LD | HL, (SURS 1 ) | ; PUSH FIRST SUBSERIFT |
|  | PUSH | HL |  |
|  | LD | HL, (SSURS1) | ; PUSH SIZE OF FIRST SUBGERIPT |
|  | PUSH | HL |  |
|  | LD | HL, (SUBS2) | ;PUSH SECOND SUBSRIPT |
|  | PUSH | HL |  |
|  | CALL | D2WORD | ; CALCulate admress |
|  |  |  | ;FOR THE INITIAL TEST DATA |
|  |  |  | ; HL $=$ ADDRESS OF ARY (2,4) |
|  |  |  | ; $\quad=A R Y+(2 * 16)+4 \geqslant 2$ |
|  |  |  | ; $=$ ARY +40 (CONTENTS ARE 2100H) |
|  |  |  | ; NOTE BOTH SUESCRIFTS START AT O |
|  | JR | Sc:5D |  |
|  | ; DATA |  |  |
| SUBS1: | DW | 2 | ; SURSCRIPT 1 |
| SSURS1: | DW | 16 | ;SIZE OF SUBSCRIPT 1 |
| Subs2: | DW | 4 | ; SUBSCRIPT 2 |
| ; THE ARRAY ( 3 ROWS OF 8 COLUMNS) |  |  |  |
| ARY: | DW | O100H, 0200 H , | H, $0400 \mathrm{H}, 0500 \mathrm{H}, 0600 \mathrm{H}, 0700 \mathrm{H}, \mathrm{O8OOH}$ |
|  | nW | $0900 \mathrm{H}, 100 \mathrm{H}$, | H, $1200 \mathrm{H}, 1300 \mathrm{H}, 1400 \mathrm{H}, 1500 \mathrm{H}, 1600 \mathrm{H}$ |
|  | DW | $1700 \mathrm{H}, 180 \mathrm{OH}$, | H, $2000 \mathrm{H}, 2100 \mathrm{H}, 2200 \mathrm{H}, 2300 \mathrm{H}, 2400 \mathrm{H}$ |
|  | END |  |  |

SC5D:

PUSH
LD HL, (SUBS1)
LD HL,(SSUBS1)
Push HL
PUSH HL
CALL D2WORD

JR $\quad$ SC:5D
; DATA

ARY: $\quad \square W \quad 0100 \mathrm{H}, 0200 \mathrm{H}, 0300 \mathrm{H}, 0400 \mathrm{H}, 0500 \mathrm{H}, 0600 \mathrm{H}, 0700 \mathrm{H}, 0800 \mathrm{H}$ IW $0900 \mathrm{H}, 1000 \mathrm{H}, 1100 \mathrm{H}, 1200 \mathrm{H}, 1300 \mathrm{H}, 1400 \mathrm{H}, 1500 \mathrm{H}, 1600 \mathrm{H}$ END

# N-Dimensional Array Indexing (NDIM) 

Calculates the starting address of an element of an N -dimensional array given the base address and $N$ pairs of sizes and subscripts. The size of a dimension is the number of bytes from the starting address of an element to the starting address of the element with an index one larger in the dimension but the same in all other dimensions. The array is assumed to be stored in row major order (that is, organized so that subscripts to the right change before subscripts to the left).

Note that the size of the rightmost subscript is simply the size of the elements (in bytes); the size of the next subscript is the size of the elements times the maximum value of the rightmost subscript plus 1, and so forth. All subscripts are assumed to begin at 0 . Otherwise, the user must normalize the subscripts. (See the second example at the end of the listing.)

Procedure: The program loops on each dimension, calculating the offset in that dimension as the subscript times the size. If the size is an easy

> Registers Used: AF, BC, DE, HL
> Execution Time: Approximately 1300 cycles per dimension plus 165 cycles overhead (depending mainly on how much time is required to perform the multiplications)
> Program Size: 120 bytes
> Data Memory Required: Five bytes anywhere in memory to hold the return address (two bytes starting at address RETADR), the accumulated offset (two bytes starting at address OFFSET), and the number of dimensions (one byte at address NUMDIM)
> Special Case: If the number of dimensions is 0, the program returns with the base address in HL.
case (an integral power of 2), the program reduces the multiplication to left shifts. Otherwise, it performs each multiplication using the shift-and-add algorithm of Subroutine 6A. Once the program has calculated the overall offset, it adds that offset to the base address to obtain the starting address of the element.

## Entry Conditions

Order in stack (starting from the top)
Less significant byte of return address
More significant byte of return address
Less significant byte of number of dimensions
More significant byte of number of dimensions (not used)

Less significant byte of size of rightmost dimension
More significant byte of size of rightmost dimension
Less significant byte of rightmost subscript More significant byte of rightmost subscript

## Exit Conditions

Starting address of element in HL
The element occupies memory addresses START through START + SIZE - 1, where START is the calculated address and SIZE is the size of an element in bytes.

Less significant byte of size of leftmost dimension
More significant byte of size of leftmost dimension
Less significant byte of leftmost subscript
More significant byte of leftmost subscript
Less significant byte of base address of array
More significant byte of base address of array

## Example

1. Data:
Base address $=3 C 00_{16}$
Number of dimensions $=0003_{16}$
Rightmost subscript $=0005_{16}$
Rightmost size $=0003_{16}(3$-byte entries $)$
Middle subscript $=0003_{16}$
Middle size $=0012_{16}$ (six 3-byte entries)

Leftmost subscript $=0004_{16}$
Leftmost size $=007 \mathrm{E}_{16}$ (seven sets of six 3byte entries)
Result: Element starting address $=3 \mathrm{C} 00_{16}+0005_{16} *$ $0003_{16}+0003_{16} * 0012_{16}+0004_{16} *$ $007 \mathrm{E}_{16}=3 \mathrm{C} 00_{16}+000 \mathrm{~F}_{16}+0036_{16}+$ $01 \mathrm{~F}_{16}=3{\mathrm{E} 3 \mathrm{D}_{16}}$
That is, the element is $\operatorname{ARRAY}(4,3,5)$; it occupies addresses $3 \mathrm{E} 3 \mathrm{D}_{16}$ through $3 \mathrm{E} 3 \mathrm{~F}_{16}$ (the maximum values of the various subscripts are 6 (leftmost) and 5 (middle) with each element occupying three bytes)

The general formula is

$$
\begin{aligned}
& \text { STARTING ADDRESS = BASE ADDRESS }+ \\
& \sum_{i=0}^{\text {N-1 }} \operatorname{SUBSCRIPT}_{i} * \text { SIZE }_{i}
\end{aligned}
$$

where
N is the number of dimensions SUBSCRIPT ${ }_{i}$ is the $i$ th subscript SIZEE $_{j}$ is the size of the $i$ th dimension

Note that we use the size of each dimension as a parameter to reduce the number of repetitive multiplications and to generalize the procedure. The sizes can be calculated and saved as soon as the bounds of the array are known. Those sizes can then be used whenever indexing is performed on that array. Obviously, the sizes do not change if the bounds are fixed, and they should not be recalculated as part of each indexing operation. The sizes are also general, since the elements can themselves consist of any number of bytes.
Furpose: Calculate the address of an element in anN-dimensional array given the base address, ;N pairs of size in bytes and subscript, and the;number of dimensions of the array. The array is;assumed to be stored in row major order ;( $\mathrm{A}[0,0,0], A[0,0,1], \ldots, A[0,1,0], A[0,1,1], \ldots$ ).Also, it is assumed that all dimensions beginat 0 as in the fallawing Fascal declarations
A: ARRAY[0 10 ,
For arrays that do not begin at o boundaries,
normalization must be performed before calling;
this routine. An example is given at the end.
TOP OF STACK
Low byte of return address, ;
High byte of return address, ;
Low byte of number dimensions, ;
High byte of number dimensions (not used), "
Low byte of dim $\mathrm{N}-1$ size ;
High byte of dim N-1 size ;
Low byte of dim $N-1$ subseript
High byte of dim $\mathrm{N}-1$ subscript
Low byte of dim $\mathrm{N}-2$ size ;
High byte of $\operatorname{dim} \mathrm{N}-2$ size
Low byte of dim $\mathrm{N}-2$ subseript
High byte of dim $\mathrm{N}-2$ subscript ;
-
-
Low byte of dim 0 size
High byte of dim 0 size
Low byte of dim 0 subscript
High byte of dim 0 subscript
High byte of dim o subseript
Low byte of array base address ;
High byte of array base address ;
NOTE: ;
All sizes are in bytes
Register $H=$ High byte of address ;
Register $L=$ Low byte of address ;
Registers used: $A F, B C, D E, H L$ :
Time: Approximately 1300 cycles per dimension ;
plus 165 cycles overhead ;

```
# Size: Pragram 120 bytes ;
; Data 5 bytes
;
NDIM:
            ; POP PARAMETERS
            POP HL
            LD (RETADR),HL
            ;OFFSET := 0
            LD HL,O
            LD (OFFSET),HL
            ;GET NUMBER OF DIMENSIONS AND TEST FGR O
            POP HL
            LD A,L
                LD (NUMDIM),A ;GET NUMBER OF DIMENSIONS
                    OR A ;TEST FOR O
                    IR Z,ADBASE ;RETURN WITH BASE ADDRESS IN HL
                        ; IF THERE ARE NO DIMENSIONS
                            : LOOP ON EACH DIMENSION
                            ; DOING OFFSET := OFFSET + (SUBSCRIPT * SIZE)
LOOP:
POP DE ;GET SIZE
POP HL ;GET SUBSCRIPT
CALL NXTOFF ;OFFSET := OFFSET + (SUBSCRIPT * SIZE)
LD HL,NUMDIM
DEC (HL) ;DECREMENT NLMBER OF DIMENSIONS
JR NZ,LOOP ;CONTINLE THROUGH ALL DIMENSIONS
ADBASE:
```

```
;CALCUILATE STARTING ADDRESS OF ELEMENT
```

;CALCUILATE STARTING ADDRESS OF ELEMENT
;OFFSET = BASE + OFFSET
;OFFSET = BASE + OFFSET
LD HL, (OFFSET)
LD HL, (OFFSET)
POP DE ;GET BASE ADDRESS
POP DE ;GET BASE ADDRESS
ADD HL,DE ;SUM WITH OFFSET
ADD HL,DE ;SUM WITH OFFSET
;RESTORE RETURN ADDRESS AND EXIT
;RESTORE RETURN ADDRESS AND EXIT
LD DE,(RETADR)
LD DE,(RETADR)
PUSH DE
PUSH DE
RET
RET
; SURROUTINE NXTOFF
; SURROUTINE NXTOFF
;PURPOSE: OFFSET := OFFSET + (SUBSCRIPT * SIZE);
;PURPOSE: OFFSET := OFFSET + (SUBSCRIPT * SIZE);
; ENTRY: OFFSET = CURRENT OFFSET
; ENTRY: OFFSET = CURRENT OFFSET
; DE = CURRENT SIZE OF THIS DIMEMSION
; DE = CURRENT SIZE OF THIS DIMEMSION
; HL = CURRENT SURSCRIPT
; HL = CURRENT SURSCRIPT
;EXIT: OFFSET = OFFSET + (SUBSCRIPT + SIZE);
;EXIT: OFFSET = OFFSET + (SUBSCRIPT + SIZE);
;REGISTERS USED: AF, BC, DE, HL
;REGISTERS USED: AF, BC, DE, HL
;---------------------------------

```
;---------------------------------
```

| NXTOFF: |  |  |  |
| :---: | :---: | :---: | :---: |
|  | PUSH | HL | ; SAVE CURRENT SUBSCRIPT IN STACK |
|  | ; CHECK | IF SIZE IS POWER O | OF 2 LESS THAN 256 |
|  | LD | A, D |  |
|  | OR | A ; | ;HIGH BYTE $=0$ ? |
|  | UR | NZ,BIGSZ ; | ; JUMP IF SIZE IS LARGE |
|  | LD | A,E ; | ; $A=$ LOW BYTE OF EIZE |
|  | LD | HL, EASYAY ; | ;HL = BASE ADDRESS OF EASYAY |
|  | LD | B,SZEASY ; | ; $\mathrm{B}=$ SIZE OF EASY ARRAY |
|  | LD | $\mathrm{C}, \mathrm{O}$; | ; $\mathrm{C}=$ SHIFT COUNTER |
| EASYLP: |  |  |  |
|  | CP | (HL) |  |
|  | JR | Z,ISEASY ; | ; JUMP IF SIZE IS A POWER OF 2 |
|  | INC | HL ; | ; INCREMENT TO NEXT BYTE OF EASYAY |
|  | INC | C ; | ; INCREMENT SHIFT COLINTER |
|  | DJNZ | EASYLP ; | ; DECREMENT COUNT |
|  | UR | BIGSZ ; | ; JUMP IF SIZE IS NOT EASY |
| ISEASY: |  |  |  |
|  | POP | HL ; | ; GET SUBSCRIPT |
|  | LD | A,C ; | ; GET NUMBER OF SHIFTS |
|  | OR | A ; | ; TEST FOR 0 |
|  | JR | Z,ADDOFF ; | ; JUMP IF SHIFT FACTOR $=0$ |
|  | ; ELEMENT SIZE * SUBSCRIPT REDUCES TO LEFT SHIFTS |  |  |
| SHIFT: |  |  |  |
|  | ADD | HL,HL ; | ; MULTIPLY SUBSCRIPT BY 2 |
|  | DINZ | SHIFT ; | ; CONTINUE UNTIL DONE |
|  | JR | ADDOFF ; | - DONE SO ADD OFFSET + SUBSCRIPT |
| BIGSZ: |  |  |  |
|  | ; SIZE IS NOT POWER OF 2, MULTIPLY |  |  |
|  | ; ELEMEN | NT SIZE TIMES SUBS | SCRIPT THE HARLI WAY |
|  | POP | BC ; | ; GET SUBSCRIPT |
|  | ;MULTIPLY FIRST SUBSCRIPT * ROW LENGTH USING SHIFT AND ADD |  |  |
|  | ; ALGORITHM. RESULT IS IN HL |  |  |
|  | ; BC = SUBSCRIPT (MULTIPLICAND) |  |  |
|  | ; DE = SIZE (MULTIPLIER) |  |  |
|  | LD | HL, 0 ; | ; PRODUCT $=0$ |
|  | LD | A,15 ; | ; COUNT = BIT LENGTH - 1 |
| MLP: ${ }^{\text {a }}$ ( ${ }^{\text {a }}$ |  |  |  |
|  | SLA | E ; | ; SHIFT LOW BYTE OF MULTIPLIER |
|  | RL | I ; | ; ROTATE HIGH BYTE OF MULTIPLIER |
|  | JR | NC,MLP1 ; | ; JUMP IF MSB OF MULTIPLIER $=0$ |
|  | ADD | HL, BC ; | ; ADD MULTIPLICAND TO PARTIAL PRODUCT |
| MLP1: | ADD | HL,HL ; | ; SHIFT PARTIAL PRODUCT |
|  | DEC | A |  |
|  | $J \mathrm{R}$ | NZ,MLP ; | ; CONTINUE THROUGH 15 BITS |
|  | ; ADD IN | MLILTIPLICAND LAST | T TIME IF MSB OF MULTIPLIER IS 1 |
|  | OR | D ; | ; SIGN FLAG = MSB OF MULTIPLIER |
|  | JP | P, ADDOFF |  |

```
    ADD HL,BC FADD IN MULTIPLICAND IF SIGN = 1
    ;ADD SUBSCRIPT * SIZE TO OFFSET
ADDOFF:
    EX DE,HL
    LD HL,(OFFSET) ;GET OFFSET
    ADD HL,DE ;ADD FRODUCT OF SUBBCRIPT * SIZE
    LD (OFFSET),HL ;SAVE OFFSET
    RET
EASYAY:
    DB 1 :0
    DB 2 ;1
    DB 4 ;2
    DB 8 ;3
    DB 16 ;4
    DB 32 ;5
    DB 64 ;6
    DB 128 ;7
SZEASY EQU $-EASYAY
    ; DATA
RETADR: DS 2 ; TEMPORARY FOR RETURN ADDRESS
OFFSET: DS 2 ;TEMPORARY FOR PARTIAL OFFSET
NUMDIM: DS 1 ;NUMBER OF DIMENSIONS
; ;
;
; SAMPLE EXECUITION: ;
#
;
SC5E:
        ;FIND ADDRESS OF AY1[1,3,0]
    ; SINCE LOWER BOUNDS OF ARRAY 1 ARE ALL ZERO IT IS NOT
    ; NECESSARY TO NORMALIZE THEM
;PUSH BASE ADDRESS OF ARRAY 1
LD HL,AYI
PLISH HL
;PUSH SUBSCRIPT/SIZE FOR DIMENSION 1
LD HL,1
PUSH HL ;SUBSCRIPT
LD HL,A1SZI
PUSH HL ;SIZE
;PUSH SUBSCRIPT/SIZE FOR DIMENGION 2
LD HL,3
PUSH HL ;SUBSCRIPT
LD HL,A1SZ2
PUSH HL ;SIZE
#PUSH SURSCRIPT/SIZE FOR DIMENSION 3
LD HL,O
```



```
; CALCULATE ADDRESS OF AY2[-1,6]
    SINCE LOWER BOUNDS OF AY2 DO NOT START AT O, SUBSCRIPTS
    MUST BE NORMALIZED
```

; PUSH BASE ADDRESS OF ARRAY 2
LD HL,AY2
PUSH HL
;PUSH (SUBSCRIPT - LOWER BOUND)/SIZE FQR DIMENSION 1
LD $\quad \mathrm{HL},-1$
LD DE,-A2DIL ;NEGATIVE OF LOWER BOUND
ADD HL,DE ;ADD NEGATIVE TO NORMALIZE TO O
PUSH HL ; SUBSCRIPT
LD HL,A2SZ1
PUISH HL ;SIZE
;PUSH (SUBSCRIPT - LOWER BOUND)/SIZE FOR DIMENSION 2
LD HL,G
LD DE,-A2D2L ;NEGATIVE OF LOWER BOUND
ADD HL,DE ;ADD NEGATIVE TO NORMALIZE TO O
PUSH HL ;SUBSCRIFT
LD HL,A2SZ2
PUSH HL ;SIZE
;PUSH NUMBER OF DIMENSIONS
LD HL,A2DIM
PUSH HL
CALL NDIM :CALCLLLATE ALIDRESS
; AY=STARTING ADDRESS OF ARY $1(-1,6)$
; $=A R Y+(((-1)-(-5)) * 18)+((6-2) * 2)$
; =ARY + 80
IR SCSE
; DATA
;AY1: ARRAY[A1D1L..A1D1H,A1D2L..A1D2H,A1D3L..A1D3H] 3-BYTE ELEMENTS
; [ $0 \ldots 3,0 \ldots 5,0 \ldots 6$
AIDIM EQU 3 ;NUMBER OF DIMENSIONS
AIDIL EQU O :LOW BOUND OF DIMENSION 1
AIDIH EQU 3 ;HIGH BOLND OF DIMENSION 1
A1D2L EQU 0 :LOW BOUND OF DIMENSION 2
AID2H EQU 5 ;HIGH BOUND OF DIMENSION 2


Multiplies two 16-bit operands and returns the less significant ( 16 -bit) word of the product.

Procedure: The program uses an ordinary shift-and-add algorithm, adding the multiplicand to the partial product each time it finds a 1 bit in the multiplier. The partial product and the multiplier are shifted left 15 times (the number of bits in the multiplier minus 1) to produce proper alignment. The more significant 16 bits of the product are lost.

Registers Used: AF, BC, DE, HL
Execution Time: Approximately 865 to 965 cycles, depending largely on the number of 1 bits in the multiplier
Program Size: 22 bytes
Data Memory Required: None

## Entry Conditions

Multiplicand in HL
Multiplier in DE

## Exit Conditions

Less significant word of product in HL

## Examples

$\begin{aligned} \text { 2. Data: } & \text { Multiplier }=37 \mathrm{D} 1_{16} \\ & \text { Multiplicand }=\mathrm{A} 045_{16} \\ \text { Result: } & \text { Product }=\mathrm{AB55} 5_{16}\end{aligned}$
This is actually the less significant 16 -bit word of the 32 -bit product $22 \mathrm{~F} 1 \mathrm{AB} 55_{16}$.
bility with other 16-bit arithmetic operations.

The more significant word of the product is lost.

Note that MUL16 returns only the less significant word of the product to maintain compati-


| ; |  |
| :--- | :--- |
| ; | Answers needing more than lo bits: bits higher |$;$

; ..... ;
; ..... ;
SAMPLE EXECUTION: ..... ;,

SCGA:


JR SCGA
END

## 16-Bit Division (SDIV16, UDIV16)

Divides two 16 -bit operands and returns the quotient and the remainder. There are two entry points: SDIV16 divides two 16 -bit signed operands, whereas UDIV16 divides two 16 -bit unsigned operands. If the divisor is 0 , the Carry flag is set to 1 and both quotient and remainder are set to 0 ; otherwise, the Carry flag is cleared.
Procedure: If the operands are signed, the program determines the sign of the quotient and takes the absolute values of any negative operands. It must also retain the sign of the dividend, since that determines the sign of the remainder. The program then performs an unsigned division using a shift-and-subtract algorithm. It shifts the quotient and dividend left, placing a 1 bit in the quotient each time a trial subtraction is successful. If the operands are signed, the program must negate (that is, subtract from 0 ) the quotient or remainder if either is negative. The

Registers Used: AF, BC, DE, HL
Execution Time: Approximately 1770 to 2340 cycles, depending largely on how many trial subtractions are successful and thus require the replacement of the previous dividend by the remainder
Program Size: 104 bytes
Data Memory Required: 3 bytes anywhere in RAM for the sign of the quotient (address SQUOT), the sign of the remainder (address SREM), and a divide loop counter (address COUNT)
Special Case: If the divisor is 0 , the program returns with the Carry set to 1 , and both the quotient and the remainder set to 0 .

Carry flag is cleared if the division is proper and set if the divisor is 0 . A 0 divisor also causes a return with the quotient and remainder both set to 0 .

## Entry Conditions

Dividend in HL
Divisor in DE

## Exit Conditions

Quotient in HL
Remainder in DE
If the divisor is non-zero, Carry $=0$ and the result is normal.
If the divisor is 0 , Carry $=1$ and both quotient and remainder are 0000 .

## Examples

| 1. Data: | Dividend $=03 \mathrm{E} 0_{16}$ |
| ---: | :--- |
|  | Divisor $=00 \mathrm{~B} 6_{16}$ |
| Result: | Quotient (from UDIV16) $=0005_{16}$ |
|  | Remainder (from UDIV16) $=0052_{16}$ |
|  | Carry $=0$ (no divide-by-0 error) |

The remainder of a signed division may be either positive or negative. In this procedure, the remainder always takes the sign of the dividend. A negative remainder can easily be converted into one that is always positive. Simply subtract

1 from the quotient and add the divisor to the remainder. The result of Example 2 is then

Quotient $=$ FFF $_{16}=-14_{10}$
Remainder (always positive) $=0068_{16}$

```
;
;
;
;
;
;
;
;
;
;
;
;
;
;
;
;
;
;
;
;
;
;
;
;
;
;
\begin{tabular}{|c|c|}
\hline Title Name: & 16-bit Division SDIV16, UDIV16 \\
\hline Purpose: & \begin{tabular}{l}
sDIV16 \\
Divide 2 signed 16 -bit words and return a 16-bit signed quotient and remainder
\end{tabular} \\
\hline & \begin{tabular}{l}
UDIVIG \\
Divide 2 unsigned \(16-b i t\) words and return a lo-bit unsigned quotient and remainder
\end{tabular} \\
\hline Entry: & \begin{tabular}{l}
Register \(L=\) Low byte of dividend \\
Register \(H=\) High byte of dividend \\
Register \(E=\) Low byte of divisor \\
Register \(D=\) High byte of divisor
\end{tabular} \\
\hline Exit: & \begin{tabular}{l}
Register \(L=\) Low byte of quotient \\
Register \(H=\) High byte of quotient \\
Register \(E=\) Low byte of remainder \\
Register \(D=\) High byte of remainder
\end{tabular} \\
\hline & ```
If no errors then
    carry := 0
else
    divide-by-zero error
    carry := 1
    quotient := 0
    remainder := 0
``` \\
\hline Registers & \(A F, B C, D E, H L\) \\
\hline Time: & Approximately 1770 to 2340 cycles \\
\hline Size: & Program 10 E bytes Data 3 bytes \\
\hline
\end{tabular}
```

```
    ;SIGNED DIVISION
SDIV16:
    ;DETERMINE SIGN OF QLIGTIENT BY EXCLUSIVE ORING HIGH BYTES
    ; QF LIVIDEND AND DIVISOR. QUOTIENT IS POSITIVE IF SIGNS
    ; ARE THE SAME, NEGATIVE IF SIGNS ARE DIFFERENT
    ;REMAINDER HAS SAME SIGN AS DIVIDEND
    LD A,H ;GET HIGH BYTE OF DIVIDEND
    LD (SREM.,A ;SAVE AS SIGN OF REMAINDER
    XOR D ;EXCLUSIVE OR WITH HIGH BYTE OF DIVISOR
    LD (SQUOT),A ;SAVE SIGN OF QUOTIENT
    ; TAKE ABSOLUTE VALUE OF DIVISOR
    LD A,D
    OR A
    IP P,CHKDE ;JIMP IF DIVISOR IS POSITIVE
    SUB A ; SUBTRACT DIVISOR FROM ZERO
    SUB E
    LD E,A ;PROPAGATE BORROW (A=FF IF BORROW)
    SUB D
    LD D,A
    ; TAKE ABSOLUTE VALUE OF DIVIDEND
CHKDE:
    LD A,H
    OR A
    IP P,DODIV ;JUMP IF DIVIDEND IS POSITIVE
    SUB A ;SUBTRACT DIVIDEND FROM ZERO
    SUB L
    LD L,A
    SBC A,A ;PROPAGATE BORROW (A=FF IF BORROW)
    SUB H
    LD H,A
    ; DIVIDE ABSOLUTE VALUES
nODIV:
    CALL UDIVIG
    RET C ;EXIT IF DIVIDE BY ZERO
    ; NEGATE QUOTIENT IF IT IS NEGATIVE
    LD A, (SQUOT)
    OR A
    IP P,DOREM ;JLIMP IF QUOTIENT IS POSITIVE
    SUB A ;SUBTRACT QUOTIENT FROM ZERO
    SUB L
    LD L,A
    SBC: A,A ;PROPAGATE BORROW (A=FF IF BORRCIW)
    SUB H
    LD H,A
DOREM:
\begin{tabular}{ll} 
:NEGATE REMAINDER IF IT IS NEGATIVE \\
LD \\
OR & A, (SREM) \\
A
\end{tabular}
```

```
    RET P :RETURN IF REMAINDER IS POSITIVE
    SUE A :SUBTRACT REMAINDER FROM ZERO
    SUB E
    LD E,A
    SBC A,A ;PROPAGATE BORROW (A=FF IF BORROW)
    SUB D
    LD D,A
    RET
    ;UNSIGNED DIVISION
unIVIG:
    ;CHECK FOR DIVISION BY ZERO
    LD A,E
    OR D
    JT NZ,DIVIDE :ERANCH IF IIVISOR IS NON-ZERO
    LD HL,O ;DIVIDE BY O ERROR
    LD D,H
    LD E,L
    SCF ;SET CARRY, INVALID RESULT
    RET
DIVIDE:
\begin{tabular}{lll} 
LD & \(C, L\) & \(; C=\) LOW BYTE OF DIVIDEND/QUOTIENT \\
LD & \(A, H\) & \(; A=H I G H\) BYTE OF DIVIDEND/QUOTIENT \\
LD & \(H L, O\) & \(; H L=\) REMAINDER \\
LD & \(B, 16\) & \(; 16\) BITS IN DIVIDEND \\
OR & \(A\) & \(; C L E A R\) CARRY TO START
\end{tabular}
DVLOOP:
```



| DROP: |  |  |  |
| :---: | :---: | :---: | :---: |
|  | INC | SP | ; DROP REMAINDER FROM TOP OF STACK |
|  | INC. | SP |  |
|  | DUNZ | DVLOOP | ; CONTINUE UNTIL ALL BITS DONE |
|  | ; SHIFT | LAST CARRY BIT | INTO QUOTIENT |
|  | EX | DE, HL | ; DE = REMAINDER |
|  | RL | C. | ; CARRY TO C |
|  | LD | L, C. | ; $L$ = LOW BYTE OF QUOTIENT |
|  | RLA |  |  |
|  | LD | $H, A$ | ; $\mathrm{H}=\mathrm{HIGH}$ BYTE OF QUOTIENT |
|  | OR | $A$ | ; CLEAR CARRY, VALID RESULT |
|  | RET |  |  |
|  | ; DATA |  |  |
| SQUOT: | DS | 1 | ; SIGN OF QUIOTIENT |
| SREM: | ns | 1 | ; SIGN OF REMAINDER |
| COUNT: | DS | 1 | ; DIVIDE LOOP COUNTER |

; ;
;
;
;
SAMPLE EXECUTION: ;
,

SC6B:

|  |  | ;SIGNEL LIVISION |
| :---: | :---: | :---: |
| LD | HL, -1023 | ; HL = DIVIDEND |
| LD | DE, 123 | ; DE = DIVISOR |
| CALL | spivic | ; QUIOTIENT OF $-1023 / 123=-3$ |
|  |  | ; L = FBH |
|  |  | ; $\mathrm{H}=\mathrm{FFH}$ |
|  |  | ; REMAINDER OF $-1023 / 123=-39$ |
|  |  | ; $\mathrm{E}=\mathrm{n} 9 \mathrm{H}$ |
|  |  | ; $\mathrm{I}=\mathrm{FFH}$ |
|  |  | ; UNSIGNED DIVISION |
| LD | HL, 64513 | ; HL = DIVIDEND |
| LD | DE, 123 | ; DE = DIVISOR |
| CALL | univic | ; QUOTIENT OF $64513 / 123=524$ |
|  |  | ; L = OCH |
|  |  | ; $\mathrm{H}=02 \mathrm{H}$ |
|  |  | ;REMAINDER OF $64513 / 123=61$ |
|  |  | ; $\mathrm{E}=3 \mathrm{BH}$ |
|  |  | ; $\mathrm{D}=\mathrm{OOH}$ |

UR $\quad \mathrm{SCGB}$
END

## 16-Bit Comparison (CMP16)

Compares two 16 -bit operands and sets the flags accordingly. The Zero flag always indicates whether the numbers are equal. If the operands are unsigned, the Carry flag indicates which is larger (Carry $=1$ if subtrahend is larger and 0 otherwise). If the operands are signed, the Sign flag indicates which is larger (Sign $=1$ if subtrahend is larger and 0 otherwise); two's complement overflow is considered and the Sign flag is inverted if it occurs.
Procedure: The program subtracts the subtrahend from the minuend. If two's complement overflow occurs (Parity/Overflow flag=1), the program inverts the Sign flag by EXCLUSIVE ORing the sign bit with 1 . This requires an extra right shift to retain the Carry in bit 7 initially, since XOR always clears Carry. The program then sets Carry to ensure a non-zero result and shifts the data back to the left. The extra left

Registers Used: AF, HL
Execution Time: 30 cycles if no overflow, 57 cycles if overflow
Program Size: 11 bytes
Daia Memory Required: None
shift uses ADC A, A rather than RLA to set the Sign and Zero flags (RLA would affect only Carry). Bit 0 of the accumulator must be 1 after the shift (because the Carry was set), thus ensuring that the Zero flag is cleared. Obviously, the result cannot be 0 if the subtraction causes two's complement overflow. Note that after an addition or subtraction, PE (Parity/Overflow flag $=1$ ) means "overflow set" while PO (Parity/Overflow flag $=0$ ) means "overflow clear."

## Entry Conditions

Minuend in HL
Subtrahend in DE

## Exit Conditions

Flags set as if subtrahend had been subtracted from minuend, with a correction if two's complement overflow occurred.

Zero flag $=1$ if the subtrahend and minuend are equal; 0 if they are not equal.

Carry flag $=1$ if subtrahend is larger than minuend in the unsigned sense; 0 if it is less than or equal to the minuend.

Sign flag $=1$ if subtrahend is larger than minuend in the signed sense; 0 if it is less than or equal to the minuend. This flag is corrected (inverted) if two's complement overflow occurs.

## Examples

1. Data: Minuend (HL) $=03 \mathrm{El}_{16}$ Subtrahend $(\mathrm{DE})=07 \mathrm{E4}_{16}$
Result: Carry $=1$, indicating subtrahend is larger in unsigned sense.
Zero $=0$, indicating operands are not equal. Sign $=1$, indicating subtrahend is larger in signed sense.
2. Data: Minuend (HL) $=\mathrm{C} 51 \mathrm{~A}_{16}$ Subtrahend $(D E)=C 51 A_{16}$
Result: Carry $=0$, indicating subtrahend is not larger in unsigned sense.
Zero $=1$, indicating operands are equal.
Sign $=0$, indicating subtrahend is not larger in signed sense.
3. Data: Minuend (HL) $=\mathrm{A} 45 \mathrm{D}_{16}$ Subtrahend $(\mathrm{DE})=77 \mathrm{EI}_{16}$
Result: Carry $=0$, indicating subtrahend is not larger in unsigned sense.
Zero $=0$, indicating operands are not equal.
Sign $=1$, indicating subtrahend is larger in signed sense.

In Example 3, the minuend is a negative two's complement number, whereas the subtrahend is a positive two's complement number. Subtracting produces a positive result $\left(3 \mathrm{C}_{7} \mathrm{C}_{16}\right)$ with two's complement overflow.

| ; |  |  | ; |
| :---: | :---: | :---: | :---: |
| ; |  |  | ; |
| ; |  |  | ; |
| ; |  |  | ; |
| ; | Title | 16-bit Compare | ; |
| ; | Name: | CMP16 | ; |
| ; |  |  | ; |
| ; |  |  | ; |
| ; |  |  | ; |
| ; | Purpose: | Compare 216 -bit signed or unsigned words and | ; |
| ; |  | return the $C, Z, S$ flags set or cleared | ; |
| ; |  |  | ; |
| ; | Entry: | Register L = Low byte of minuend | ; |
| ; |  | Register $H=$ High byte of minuend | ; |
| ; |  | Register $E=$ Low byte of subtrahend | ; |
| ; |  | Register D = High byte of subtrahend | ; |
| ; |  |  | ; |
| ; | Exit: | Flags returned based on minuend - subtrahend | ; |
| ; |  | If both the minuend and subtrahend are 2's | ; |
| ; |  | complement numbers, then use the $Z$ and $S$ | ; |
| ; |  | flags; | ; |
| ; |  | Else use the $Z$ and $C$ flags | ; |
| ; |  | IF minuend $=$ subtrahend THEN | ; |
| ; |  | $\mathrm{Z}=1, \mathrm{~S}=0, \mathrm{C}=0$ | ; |
| ; |  | IF minuend > subtrahend THEN | ; |
| ; |  | $\mathrm{Z}=0, \mathrm{~S}=0, \mathrm{C}=0$ | ; |
| ; |  | IF minuend < subtrahend THEN | ; |
| ; |  | $\mathrm{Z}=0, \mathrm{~S}=1, \mathrm{C}=1$ | ; |
| ; |  |  | ; |
| ; | Registers used: | AF,HL | ; |
| ; |  |  | ; |
| ; | Time: | 30 cycles if no overflow, else 57 cycles | ; |

; Size: $\quad$ Program 11 bytes ; ;

CMP16:

| OR | A | ; CLEAR CARRY |
| :---: | :---: | :---: |
| SBC | HL, DE | ; SUBTRACT SUBTRAHEND FROM MINUEND |
| RET | PO | ; RETURN IF NO OVERFLOW |
| LD | A, H | ; OVERFLOW - INVERT SIGN FLAG |
| RRA |  | ; SAVE C.ARRY IN BIT 7 |
| XOR | 010000008 | ; COMPLEMENT BIT 6 (SIGN BIT) |
| SCF |  | ; ENSURE A NON-ZERO RESULT |
| ADC | A, A | ; RESTORE CARRY, COMPLEMENTED SIGN <br> ; ZERO FLAG = 0 FOR SURE |
| RET |  |  |

```
;
;
%
;
;
Sc6c:
```

```
;COMPARE -32768 (8000 HEX) AND 1
```

;COMPARE -32768 (8000 HEX) AND 1
;SINCE -32768 IS THE MOST NEGATIVE 16-BIT NUMBER,
;SINCE -32768 IS THE MOST NEGATIVE 16-BIT NUMBER,
; THIS COMPARISON WILL SURELY CAUSE OVERFLOW
; THIS COMPARISON WILL SURELY CAUSE OVERFLOW
LD HL,-32768
LD HL,-32768
LD DE,1
LD DE,1
CALL CMP16 }\quad;CY=0,Z=0,S=
CALL CMP16 }\quad;CY=0,Z=0,S=
; COMPARE -4 (FFFC HEX) AND -1 (FFFF HEX)
; COMPARE -4 (FFFC HEX) AND -1 (FFFF HEX)
LD HL,-4
LD HL,-4
LD DE,-1
LD DE,-1
CALL CMP16 ;CY = 1, Z = 0, S=1
CALL CMP16 ;CY = 1, Z = 0, S=1
;COMPARE -1234 AND -1234
;COMPARE -1234 AND -1234
LD HL,-1234
LD HL,-1234
LD DE,-1234
LD DE,-1234
CALL CMP16 ;CY = 0, Z = 1, S=0
CALL CMP16 ;CY = 0, Z = 1, S=0
JR SC6C
JR SC6C
END

```
END
```


## Multiple-Precision Binary Addition (MPBADD)

Adds two multi-byte unsigned binary numbers. Both numbers are stored with their least significant bytes at the lowest address. The sum replaces the addend. The length of the numbers (in bytes) is 255 or less.

Procedure: The program clears the Carry flag initially and adds the operands one byte at a time, starting with the least significant bytes. The final Carry flag reflects the addition of the most significant bytes. A length of 00 causes an immediate exit with no addition.

Registers Used: AF, B, DE, HL
Execution Time: 46 cycles per byte plus 18 cycles overhead
Program Size: 11 bytes
Data Memory Required: None
Special Case: A length of 0 causes an immediate exit with the addend unchanged. The Carry flag is cleared.

## Entry Conditions

Base address of addend in HL
Base address of adder in DE
Length of the operands in bytes in B

## Exit Conditions

Addend replaced by addend plus adder

## Example

$\begin{array}{ll}\text { 1. Data: } & \text { Length of operands (in bytes) }=6 \\ & {\text { Addend }=19 \mathrm{D} 028 \mathrm{~A} 193 \mathrm{EA}_{16}} \begin{array}{l}\text { Adder }=293 \mathrm{EABF} 059 \mathrm{C7}_{16} \\ \text { Result: }\end{array} \\ & \text { Addend }=430 \mathrm{ED} 491 \mathrm{EDB1}_{16} \\ & \text { Carry }=0\end{array}$

| Entry: | Register pair HL $=$ Base address of array 1  <br>  Register pair DE $=$ Base address of array 2 |
| ---: | :--- |
|  | Register B $=$ Length of the arrays |

MPBADD:
; CLEAR CARRY, EXIT IF ARRAY LENGTH IS O

LD A,B
AND A
RET Z
LOOP:
L
LD A, (DE

ADC $\quad A$ (HL
INC HL
INC DE
DJNZ LOOF
RET
; CLEAR CARRY, TEST ACCUMULATOR ;RETURN IF LENGTH = ZERO
;GET NEXT BYTE ; ADN BYTES ; STORE SUM ; INCREMENT ARRAY1 POINTER ; INCREMENT ARRAY2 POINTER ; CONTINLIE UNTIL COUNTER $=0$

SC6R:

| LD | HL, AY1 |
| :--- | :--- |
| LD | $D E, A Y 2$ |
| LD | R,SZAYS |
| CALL | MPBADD |



230 ARITHMETIC


# Multiple-Precision Binary Subtraction (MPBSUB) 

Subtracts two multi-byte unsigned binary numbers. Both numbers are stored with their least significant bytes at the lowest address. The difference replaces the minuend. The length of the numbers (in bytes) is 255 or less.

Procedure: The program clears the Carry flag initially and subtracts the operands one byte at a time, starting with the least significant bytes. The final Carry flag reflects the subtraction of the most significant bytes. A length of 0 causes an immediate exit with no subtraction.

## Registers Used: AF, B, DE, HL

Execution Time: 46 cycles per byte plus 22 cycles overhead
Program Size: 12 bytes
Data Memory Required: None
Special Case: A length of 0 causes an immediate exit with the minuend unchanged (that is, the difference is equal to the minuend). The Carry flag is cleared.

## Entry Conditions

Base address of minuend in HL Base address of subtrahend in DE
Length of the operands in bytes in B

## Exit Conditions

Minuend replaced by minuend minus subtrahend

## Example

1. Data: Length of operands (in bytes) $=4$

Minuend $=2 \mathrm{~F} 5 \mathrm{BA} 7 \mathrm{C} 3_{16}$
Subtrahend $=$ 14DF35B8 $_{16}$
Result: $\quad$ Minuend $=1 \mathrm{~A} 7 \mathrm{C}_{720} \mathrm{~B}_{16}$
The Carry flag is set to 0 since no borrow is necessary.
;
Multiple-Frecision Einary Subtraction
MPBSUR
Title Multiple-Frecision Einary Subtraction
Name: MPBSUB ;
;
;
;
;
Purpose: Subtract 2 arrays of binary bytes ..... ; ..... ; ..... ;
Minuend $=$ minuend - subtrahend ..... ;
Entry: Register pair $H L=$ Base address of minuend ..... ; ..... ;Register pair $D E=$ Base address of subtrahend
Register $B=$ Length of the arraysThe arrays are unsigned binary numbers with amaximum length of 255 bytes, ARRAY[0] is the ;least significant byte, and ARRAY[LENGTH-1] ;the most significant byte.;
Exit: Minuend $:=$ minuend - subtrahend ..... ;
Registers used: $A F, B, D E, H L$;
;46 cycles per byte plus 22 cycles overhead
ime:;
Size: Progran 12 bytes ..... ;;;
MPBSLIB:
;CLEAR CARRY, EXIT IF ARRAY LENGTH IS 0
LD
A, B
AND A A CLEAR CARRY, TEST ACCLMMLLATOR
RET Z
EX DE,HL

```
;RETURN IF LENGTH = ZERO
; SWITCH ARRAY POINTERS
; SO HL POINTS TO SUBTRAHEND
```

LOOF:

| LD | A, (DE) | ;GET NEXT BYTE OF MINUEND |
| :--- | :--- | :--- |
| SBC | A, (HL) | ;SUBTRACT BYTES |
| LD | (DE),A | ;STORE DIFFERENCE |
| INC | DE | ;INCREMENT MINUEND PQINTER |
| INC | HL | ;INCREMENT SUBTRAHEND POINTER |
| DUNZ | LOOP | ;CONTINUE UNTIL COUNTER $=0$ |

; ..... ;
; ..... ;
SAMPLE EXECUTIION: ..... ;

## SC6E:

| LD | HL, AY1 |
| :--- | :--- |
| LD | DE, AY2 |
| LD | $B$, SZAYS |
| CALL | MPBSUB |




# Multiple-Precision Binary Multiplication <br> (MPBMUL) 

Multiplies two multi-byte unsigned binary numbers. Both numbers are stored with their least significant byte at the lowest address. The product replaces the multiplicand. The length of the numbers (in bytes) is 255 or less. Only the less significant bytes of the product are returned to retain compatibility with other multipleprecision binary operations.
Procedure: The program uses an ordinary shift-and-add algorithm, adding the multiplier to the partial product each time it finds a 1 bit in the multiplicand. The partial product and the multiplicand are shifted through the bit length plus 1 ; the extra loop moves the final Carry into the product. The program maintains a full doublelength unsigned partial product in memory locations starting at HIPROD (more significant bytes) and in the multiplicand (less significant bytes). The less significant bytes of the product replace the multiplicand as it is shifted and

> Registers Used: AF, BC, DE, HL
> Execution Time: Depends on the length of the operands and on the number of 1 bits in the multiplicand (requiring actual additions). If the average number of 1 bits in the multiplicand is four per byte, the execution time is approximately $728 *$ LENGTH $+883 *$ LENGTH +300 cycles where LENGTH is the number of bytes in the operands.
> Program Size: 104 bytes
> Data Memory Required: 261 bytes anywhere in RAM. This is temporary storage for the more significant bytes of the product ( 255 bytes starting at address HIPROD), the loop counter ( 2 bytes starting at address COUNT), the address immediately following the most significant byte of the high product ( 2 bytes starting at address ENDHP), and the base address of the multiplier ( 2 bytes starting at address MLIER).
> Special Case: A length of 0 causes an immediate exit with the product equal to the multiplicand. The Carry flag is cleared.
examined for 1 bits. A 0 length causes an exit with no multiplication.

## Entry Conditions

Base address of multiplicand in HL
Base address of multiplier in DE
Length of the operands in bytes in B

## Exit Conditions

Multiplicand replaced by multiplicand times multiplier

## Example

1. Data: Length of operands (in bytes) $=04$ Multiplicand $=0005$ D $1 F 7_{16}$ Multiplier $=00000 \mathrm{ABl}_{16}$
Result: Multiplicand $=3$ E39DIC7 ${ }_{16}$
Note that MPBMUL returns only the less significant bytes (that is, the number of bytes in the multiplicand and multiplier) of the product
to maintain compatibility with other multipleprecision arithmetic operations. The more significant bits of the product are available starting with their least significant byte at address HIPROD. The user may need to check those bytes for a possible overflow or extend the operands with additional zeros.

| Title Name: | Multiple-Precision Binary Multiplication MPBMILL |
| :---: | :---: |
| Purpase: | Multiply 2 arrays of binary bytes <br> Multiplicand $=$ multiplicand * multiplier |
| Entry: | Register pair HL = Base address of multiplicand Register pair DE = Base address of multiplier Register $B=$ Length of the arrays <br> The arrays are unsigned binary numbers with a maximum length of 255 bytes, ARRAY[0] is the least significant byte, and ARRAY[LENGTH-1] the most significant byte. |
| Exit: | Multiplicand : = multiplicand * multiplier |
| Registers used: | $A F, B C, D E, H L$ |
| Time: | Assuming the average number of 1 bits in multiplicand is 4 length, then the time is approximately <br> $(728 *$ length^2) $+(883 *$ length $)+300$ cycles |
| Size: | Program 104 bytes Data 261 bytes |

MPBMUL:



|  | INC. | HL. |  |
| :---: | :---: | :---: | :---: |
|  | DUNZ | ADMLP | ; CONTINUE UNTIL DONE |
|  | POP | DE | ; RESTORE ADDRESS OF MLILTIPLICAND |
|  | ; DECREMENT BIT COUNTER, EXIT IF DONE; DOES NOT CHANGE CARRY! |  |  |
|  |  |  |  |
| DECCNT: |  |  |  |
|  | LD | A, (COUNT) |  |
|  | DEC. | A |  |
|  | LD | (COUNT), A |  |
|  | JP | NZ, LOOF | ; BRANCH IF LSB OF COUNT NOT ZERO |
|  | PLISH | AF | ; SAVE CARRY |
|  | LD | $A_{r}($ COUNT +1$)$ | ; GET HIGH BYTE OF COUNT |
|  | AND | A | ; IS IT ZERO? |
|  | JP | Z,EXIT | ; EXIT IF SO |
|  | DEC | A | ; DECREMENT HIGH EYTE OF COUNT |
|  | LD | (COUNT +1), A |  |
|  | POP | AF | ; RESTORE CARFY |
|  | UP | LOOP | ; CONTINIE |
| EXIT: |  |  |  |
|  | FOF | AF | ; DROP PSW FFiOM STACK |
|  | RET |  | ; RETURN |
|  | ; DATA |  |  |
| COUINT: | ns | 2 | ; TEMPORARY FOR LOQF COUNTER |
| ENDHP: | DS | 2 | ; ADDRESS OF LAST BYTE OF HIPROD + 1 |
| MLIER: | DS | 2 | ; ADDRESS OF MULLIPLIER |
| HIFROD: | DS | 255 | ; HIGH PRODLICT BLIFFER |



238 ARITHMETIC

AY1:

| DB | $045 H$ |
| :--- | :--- |
| DB | $023 H$ |
| DB | $001 H$ |
| DB | 0 |
| DB | 0 |
| DB | 0 |
| DB | 0 |

AY2:

| DB | 034 H |
| :--- | :--- |
| DB | 012 H |
| DB | 0 |
| DB | 0 |
| DB | 0 |
| DB | 0 |
| DB | 0 |

END

## Multiple-Precision Binary Division



Divides two multi-byte unsigned binary numbers. Both numbers are stored with their least significant byte at the lowest address. The quotient replaces the dividend; the address of the least significant byte of the remainder is in HL. The length of the numbers (in bytes) is 255 or less. The Carry flag is cleared if no errors occur; if a divide by 0 is attempted, the Carry flag is set to 1 , the dividend is left unchanged, and the remainder is set to 0 .

Procedure: The program divides with the
usual shift-and-subtract algorithm, shifting quotient and dividend and placing a 1 bit in the quotient each time a trial subtraction is successful. An extra buffer holds the result of the trial subtraction; that buffer is simply switched with the buffer holding the dividend if the trial subtraction is successful. The program exits immediately, setting the Carry flag, if it finds the divisor to be 0 . The Carry flag is cleared otherwise.

Registers Used: AF, BC, DE, HL
Execution Time: Depends on the length of the operands and on be number of 1 bits in the quotient (requiring a buffer switch). If the average number of 1 bits in the quotient is 4 per byte, the execution time is approximately $1176 *$ LENGTH $^{2}+2038 *$ LENGTH +515 cycles where LENGTH is the number of bytes in the operands.
Program Size: 161 bytes
Data Memory Required: 522 bytes anywhere in RAM. This is temporary storage for the high dividend ( 255 bytes starting at address HIDE1), the result of the trial subtraction ( 255 bytes starting at address HIDE2), the base address of the dividend ( 2 bytes
starting at address DVEND), the base address of the divisor ( 2 bytes starting at address DVSOR), pointers to the two temporary buffers for the high dividend (2 bytes starting at addresses HDEPTR and ODEPTR, respectively), a loop counter ( 2 bytes starting at address COUNT), and a subtraction loop counter (1 byte at address SUBCNT).

## Special Cases:

1. A length of 0 causes an immediate exit with the Carry flag cleared, the quotient equal to the original dividend, and the remainder undefined.
2. A divisor of 0 causes an exit with the Carry flag set to 1 , the quotient equal to the original dividend, and the remainder equal to 0 .

## Entry Conditions

Base address of dividend in HL
Base address of divisor in DE
Length of the operands in bytes in B

## Exit Conditions

Dividend replaced by dividend divided by divisor If the divisor is non-zero, Carry $=0$ and the result is normal.
If the divisor is 0 , Carry $=1$, the dividend is unchanged, and the remainder is 0 .
The remainder is stored starting with its least significant byte at the address in HL.

## 240

## Example

1. Data: Length of operands (in bytes) $=03$

Divisor $=000 \mathrm{~F} 45_{16}$
Dividend $=35 \mathrm{~A} 2 \mathrm{~F} 7_{16}$
Result: Dividend $=000383_{16}$
Remainder (starting at address in HL) $=$ $0003 \mathrm{~A} 8_{16}$
Carry flag is 0 to indicate no divide-by- 0 error.

; TEST LENGTH OF OPERANDS, INITIALIZE POINTERS
MPRDIV:

| LD | A, B |  |
| :---: | :---: | :---: |
| OR | A | ; IS LENGTH OF ARRAYS $=0$ ? |
| JP | Z, OKEXIT | ; EXIT IF 60 |
| LD | (DVEND), HL | ; SAVE BASE ADDRESS OF DIVIDEND |
| LD | (DVSOR), DE | ; SAVE BASE ADDRESS OF OIVISOR |
| LD | C., B | ; C : $=$ LENGTH OF OPERANDS |

; SET COUNT TO NUMBER OF BITS IN THE ARRAYS
; COUNT $:=$ (LENGTH 8 ) +1
LD L,C $\quad H L=$ LENGTH IN EYTES
LD $\quad \mathrm{H}, \mathrm{O}$
ADD HL,HL $\operatorname{HENGTH} 2$
ADD HL,HL :LENGTH 4
ADD $\mathrm{HL}, \mathrm{HL}$ :LENGTH $\% 8$
INC HL :LENGTH $\% \mathrm{~B}+1$
LD (COUNT),HL ;SAVE BIT COUNT
; ZERO EOTH HIGH LIUIDENLI ARRAYS

| LD | HL, HIDE 1 | ; HL = ALIDRESS OF HIDEI |
| :---: | :---: | :---: |
| LD | DE, HIDE2 | ; DE = ADDRESS OF HIDE 2 |
| LD | $\mathrm{B}, \mathrm{C}$ | ; $\mathrm{B}=\mathrm{LENGTH}$ IN EYTES |

ZEROLP:

| $L D$ | (HL), A | ;ZERO HIDE 1 |
| :--- | :--- | :--- |
| LD | (DE), A | ;AND HIDES |

INC. HL
INC DE
DUINZ ZEFOLP
; $\mathrm{B}=$ LENGTH IN BYTES
; GET O FGR FILL

| LD | (HL), A |
| :--- | :--- |
| LD | (DE), A |
| INC | HL |
| INC | DE |
| DUNZ | ZEROLP |

; AND HIDES
; SET HIGH DIVIDEND POINTER TO HIDEI
LD HL,HIDEI
LD (HDEPTR),HL
; SET OTHER HIGH DIVIDEND POINTER TO HIDEZ
LD HL,HIDE2
LD (ODEPTR),HL
; CHECK IF DIVISOR IS ZERO BY LQGICALLY ORING ALL BYTES
LD HL, (DUSOR) ; HL = ADDRESS OF DIVISOR
LD B,C $\quad \mathrm{B}=$ LENGTH IN BYTES
SUB A :GTART LOGICAL OR AT O
CHKOLP:

| OR | (HL) | ;OR NEXT BYTE |
| :--- | :--- | :--- |
| INC | HL | :INCREMENT TO NEXT BYTE |
| IUNZ | CHKKOLP | ;CONTINUE UNTIL ALL BYTES ORED |
| OR | A | :SET FLAGS FROM LOGICAL OR |
| IR | $Z, E R E X I T ~$ | ;ERROR EXIT IF DIVISOR IS O |

; DIVIDE USING TRIAL SUBTRACTION ALGORITHM
OR A ;CLEAR CARRY FIRST TIME THROUSH

```
    ;C = LENGTH
    ;DE = ADDRESS OF DIVISOR
    ; CARRY = NEXT BIT OF QUOTIENT
    ; SHIFT CARRY INTO LOWER DIVIDEND ARRAY AS NEXT BIT OF QLIOTIENT
    ; AND MOST SIGNIFICANT BIT OF LQWER DIVIDEND TO CARRY
    LD B,C ;B = NUMBER OF BYTES TO ROTATE
    LD HL,(DVEND) ;HL = ADDRESS OF DIVIDEND
    RL (HL) ;ROTATE BYTE OF DIVIDEND LEFT
    INC HL ;NEXT BYTE
    DJNZ SLLPI ;CONTINLE UNTIL ALL BYTES SHIFTED
    ; DECREMENT BIT COUNTER AND EXIT IF DONE
    ;CARRY IS NOT CHANGED!
```

SLLP1:
DECCNT:

| LD | $A$, (COUNT) |  |
| :--- | :--- | :--- |
| DEC | $A$ |  |
| LD | (COUNT), A |  |
| JR | NZ, CONT |  |
| LD | $A,(C O U N T+1)$ |  |
| DEC | $A$ |  |
| LD | (COUNT+1), A |  |
| IP | $M, O K E X I T$ | ;EXIT WHEN COUNT BECOMES NEGATIVE LOWER BYTE NOT ZERO |

;SHIFT CARRY INTO LSB OF UPPER DIVIDEND
CONT:
LD HL, (HDEPTR) ;HL = CURRENT HIGH DIVIDEND POINTER
LD B,C
SLLP2:
RL (HL) ;ROTATE BYTE OF UPPER DIVIDEND
INC HL ; INCREMENT TO NEXT BYTE
DUNZ SLLP2 ;CONTINUE UNTIL ALL BYTES SHIFTED
; SURTRACT DIVISOR FROM HIGH IIVIDEND, PLACE DIFFERENCE IN
; OTHER HIGH DIVIDEND ARRAY
PUSH BC ; SAVE LENGTH
LD A,C
LD (SUBCNT),A ;SUBC:NT = LENGTH IN BYTES
LD BC, (ODEPTR) ; $\mathrm{BC}=$ OTHER DIVIDEND
LD DE, (HDEPTR) ; DE = HIGH DIVIDEND
LD HL, (DVSOR) ;HL = DIVISOR
QR A
; CLEAR CARRY
SUBLP:

| LD | A, (DE) | ;NEXT BYTE OF HIGH DIVIDEND |
| :--- | :--- | :--- |
| SBC | A, (HL) | ;SUBTRACT DIVISOR |
| LD | (BC), A | ;SAVE IN OTHER HIGH DIVIDEND |
| INC | HL | ;INCREMENT POINTERS |
| INC | $D E$ |  |
| INC | BC |  |
| LD | A, (SUBCNT) | ;DECREMENT COUNT |
| DEC | A |  |
| LD | (SUBCNT),A |  |
| IR | NZ,SUBLP | ;CONTINUE UNTIL DIFFERENCE COMFLETE |
| POP | $B C$ | ;RESTORE LENGTH |

```
    ;IF CARRY IS 1, HIGH DIVIDEND IS LESS THAN DIVISOR
    ; SO NEXT BIT OF QUOTIENT IS O. IF CARRY IS O
    ; NEXT BIT OF QUOTIENT IS 1 AND WE REPLACE DIVIDEND
    ; WITH REMAINDER BY SWITCHING POINTERS.
    CCF ;COMPLEMENT BORROW SO IT EQUALS
    ; NEXT BIT OF QUOTIENT
    JR NC,LOOP ; NUMP IF NEXT BIT OF QULOTIENT O
    LD HL,(HDEPTR) ;OTHERWISE EXCHANGE HDEPTR AND ODEPTR
    LD DE, (ODEPTR)
    LD (ODEPTR),HL
    LD (HDEPTR),DE
    ;CONTINUE WITH NEXT BIT OF QUOTIENT 1 (CARRY = 1)
JP LOOP
;SET CARRY TO INDICATE DIVIDE-BY-ZERO ERROR
EREXIT:
    SCF ;SET CARRY, INVALID RESULT
    IP EXIT
    ; CLEAR CARRY TO INDICATE NO ERRORS
OKEXIT:
    OR A ;CLEAR CARRY, VALID RESULT
    ; ARRAY 1 IS QUOTIENT
    ;HDEPTR CONTAINS ADDRESS OF REMAINDER
EXIT: LD HL, (HDEPTR) ;HL = BASE ADDRESS OF FEMAINDER
RET
; DATA
\begin{tabular}{llll} 
DVEND: & DS & 2 & ; ADDRESS OF DIVIDEND \\
DVSOR: & DS & 2 & ;ADDRESS OF DIVISOR \\
HDEPTR: & DS & 2 & ;ADDRESS OF CURRENT HIGH DIVIDEND ARRAY \\
ODEPTR: & DS & 2 & ;ADRRESS OF OTHER HIGH DIVIDEND ARRAY \\
COUNT: & DS & 2 & ;TEMPORARY FOR LOOP COUNTER \\
SUBCNT: & DS & 1 & ;SUBTRACT LOOP COUNT \\
HIDE1: & DS & 255 & ;HGH DIVIDEND BUFFER 1 \\
HIDE2: & DS & 255 & HIGH DIVIDEND BUFFER 2
\end{tabular}
```

; SAMPLE EXECUTION:

SCEG:


244 ARITHMETIC


END

## Multiple-Precision Binary Comparison

Compares two multi-byte unsigned binary numbers and sets the Carry and Zero flags appropriately. The Zero flag is set to 1 if the operands are equal and to 0 if they are not equal. The Carry flag is set to 1 if the subtrahend is larger than the minuend; the Carry flag is cleared otherwise. Thus, the flags are set as if the subtrahend had been subtracted from the minuend.

Procedure: The program compares the operands one byte at a time, starting with the most significant bytes and continuing until it finds corresponding bytes that are not equal. If all the bytes are equal, it exits with the Zero flag set to 1. Note that the comparison works through the operands starting with the most significant bytes, whereas the subtraction (Subroutine 6E) starts with the least significant bytes.

Registers Used: AF, BC, DE, HL
Execution Time: 44 cycles per byte that must be examined plus approximately 60 cycles overhead. That is, the program continues until it finds corresponding bytes that are not the same; each pair of bytes it must examine requires 44 cycles.

## Examples:

1. Comparing two 6 -byte numbers that are equal: $44 * 6+60=324$ cycles
2. Comparing two 8 -byte numbers that differ in the next to most significant bytes: $44 * 2+60=148$ cycles
Program Size: 19 bytes
Data Memory Required: None
Special Case: A length of 0 causes an immediate exit with the Carry flag cleared and the Zero flag set to 1 .

## Entry Conditions

Base address of minuend in HL
Base address of subtrahend in DE
Length of the operands in bytes in B

## Exit Conditions

Flags set as if subtrahend had been subtracted from minuend.

Zero flag $=1$ if subtrahend and minuend are equal, 0 if they are not equal.
Carry flag $=1$ if subtrahend is larger than minuend in the unsigned sense, 0 if it is less than or equal to the minuend.

## Examples

1. Data: Length of operands (in bytes) $=6$

Subtrahend $=19$ D028A193EA $_{16}$
Minuend $=4 \mathrm{E} 67 \mathrm{BC} 15 \mathrm{~A} 266_{16}$
Result: Zero flag $=0$ (operands are not equal) Carry flag $=0$ (subtrahend is not larger than minuend)
3. Data: Length of operands (in bytes) $=6$

Subtrahend $=19$ D028A193EA $_{16}$ Minuend $=0$ F37E5991D7C 16
Result: Zero flag $=0$ (operands are not equal) Carry flag $=1$ (subtrahend is larger than minuend)

```
2. Data: Length of operands (in bytes) =6
            Subtrahend = 19D028A193EA }1
            Minuend = 19D028A193EA 16
Result: Zero flag=1 (operands are equal)
            Carry flag= 0 (subtrahend is not larger than
    minuend)
```

Title
Name:
Multiple-Precision Binary Comparison MPBCMP$;$
;者

Purpose: Compare 2 arrays of binary bytes and return ; the Carry and Zero flags set or cleared ;

Entry: Register pair HL = Base address of minuend ;
Register pair $D E=$ Base address of subtrahend ;
Register $B=$ Length of operands in bytes ;
The arrays are unsigned binary numbers with a ; maximum length of 255 bytes, ARRAY[O] is the ; least significant byte, and ARRAY[LENGTH-1] ; the most significant byte. ;

Exit: IF minuend = subtrahend THEN ;
$\mathrm{C}=0, \mathrm{Z}=1$;
IF minuend $>$ subtrahend THEN ;
$\mathrm{C}=\mathrm{O}, \mathrm{Z}=0$
IF minuend < subtrahend THEN ;
$\mathrm{C}=1, \mathrm{Z}=0$;
Registers used: AF, BC, DE,HL
Time: 44 cycles per byte that must be examined plus?
o0 cycles overhead ;
Program ;
Size: Pragram 19 bytes ;

MPBCMF:


; SAMPLE EXECUTION:
$\mathrm{SC} 6 \mathrm{H}:$


|  | JR | SC6H |
| :--- | :--- | :--- |
| SZAYS | EQU | 7 |
| AYI: |  |  |
|  | DB | 021 H |
|  | DB | 043 H |
|  | DB | 065 H |
|  | DB | 007 H |
|  | DB | 0 |
|  | DB | 0 |
|  | DB | 0 |

AY2:

| DB | 067 H |
| :--- | :--- |
| DB | 045 H |
| DB | 023 H |
| DB | 001 H |
| DB | 0 |
| DB | 0 |
| DB | 0 |

END

# Multiple-Precision Decimal Addition (MPDADD) 

Adds two multi-byte unsigned decimal numbers. Both numbers are stored with their least significant digits at the lowest address. The sum replaces the addend. The length of the numbers (in bytes) is 255 or less.

Procedure: The program first clears the Carry flag and then adds the operands one byte (two digits) at a time, starting with the least significant digits. The sum replaces the addend. A length of 00 causes an immediate exit with no addition. The final Carry flag reflects the addition of the most significant digits.

Registers Used: AF, B, DE, HL
Execution Time: 50 cycles per byte plus 18 cycles overhead
Program Size: 12 bytes
Data Memory Required: None
Special Case: A length of 0 causes an immediate exit with the addend unchanged and the Carry flag cleared.

## Entry Conditions

Base address of addend in HL
Base address of adder in DE
Length of the operands in bytes in register B

## Exit Conditions

Addend replaced by addend plus adder

## Example

```
1. Data: Length of operands (in bytes)=6
        Addend = 196028819315 
        Adder }=293471605987 16
    Result: }\quad\mathrm{ Addend = 489500425302 
        Carry = 0
```

;

| ; | Purpose: | Add 2 arrays of BCD bytes |
| :---: | :---: | :---: |
| ; |  | Array 1 = Array $1+$ Array 2 |
| ; |  |  |
| ; | Entry: | Register pair HL = Base address of array 1 |
| ; |  | Register pair $\mathrm{DE}=$ Base address of array 2 |
| ; |  | Register $\mathrm{E}=$ Length of arrays in bytes |
| ; |  |  |
| ; |  | The arrays are unsigned BCD numbers with a |
| ; |  | maximum length of 255 bytes, ARRAY[0] is the |
| ; |  | least significant byte, and ARRAY[LENGTH-1] |
| ; |  | the most significant byte. |
| ; |  |  |
| ; | Exit: | Array 1 : $=$ Array $1+$ Array 2 |
| ; |  |  |
| ; | Registers used: | A, B, DE, F, HL |
| ; |  |  |
| ; | Time: | 50 cycles per byte plus 18 cycles overhead |
| ; |  |  |
| ; | Size: | Program 12 bytes |
|  |  |  |
| ; |  |  |

MPDADID:
; TEST ARRAY LENGTH FOR ZERO, CLEAR CARRY


SC6I:

| LD | $H L, A Y 1$ |
| :--- | :--- |
| LD | $D E, A Y 2$ |
| LD | $B, S Z A Y S$ |
| CALL | MPDADD |

```
;HL = BASE ADDRESS OF ARRAY 1
;DE = BASE ADDRESS OF ARRAY 2
; E = LENGTH OF ARRAYS IN BYTES
;MULTIPLE-PRECISION BCD ADDITION
; RESULT OF 1234567 + 1234567=2469134
; IN MEMORY AY1 = 34H
    AY1+1 = 91H
    AY1+2 = 46H
```



## Multiple-Precision Decimal Subtraction (MPDSUB)

Subtracts two multi-byte unsigned decimal numbers. Both numbers are stored with their least significant digits at the lowest address. The difference replaces the minuend. The length of the numbers (in bytes) is 255 or less.

Procedure: The program first clears the Carry flag and then subtracts the subtrahend from the minuend one byte (two digits) at a time, starting with the least significant digits. A length of 0 causes an immediate exit with no subtraction. The final Carry flag reflects the subtraction of the most significant digits.

Registers Used: A, B, DE, F, HL
Execution Time: 50 cycles per byte plus 22 cycles overhead
Program Size: 13 bytes
Data Memory Required: None
Special Case: A length of 0 causes an immediate exit with the minuend unchanged (that is, the difference is equal to the minuend). The Carry flag is cleared.

## Entry Conditions

Base address of minuend in HL Base address of subtrahend in DE Length of the operands in bytes in B

## Exit Conditions

Minuend replaced by minuend minus subtrahend

## Example

| Data: | Length of operands (in bytes) $=6$ <br> Minuend $=293471605987_{16}$ <br>  <br> Subtrahend $=1960288193151_{16}$ |
| ---: | :--- |
| Result: | Minuend $=097442786672_{16}$ <br> Carry $=0$, since no borrow is necessary |

;
;
;
$;$
;
Multiple-Precision Decimal Subtraction $\begin{array}{ll}\text { Title } & \text { Multipl } \\ \text { Name: } & \text { MPDSUB }\end{array}$ 2

| ; | Purpose: | Subtract 2 arrays of BCD bytes Minuend $=$ minuend - subtrahend |
| :---: | :---: | :---: |
| ; |  |  |
| ; | Entry: | Register pair HL = Base address of minuend |
| ; |  | Register pair $D E=$ Base address of subtrahend |
| ; |  | Register $\mathrm{B}=$ Length of arrays in bytes |
| ; |  |  |
| ; |  | The arrays are unsigned BCD numbers with a |
| ; |  | maximum length of 255 bytes, ARRAY[O] is the |
| ; |  | least significant byte, and ARRAY[LENGTH-1] |
| ; |  | the most significant byte. |
| ; |  |  |
| ; | Exit: | Minuend : = minuend - subtrahend |
| ; |  |  |
| ; | Registers used: | A, B, DE, F,HL |
| ; |  |  |
| ; | Time: | 50 cycles per byte plus 22 cycles overhead |
| ; |  |  |
| ; | Size: | Pragram 13 bytes |
| ; |  |  |
| ; |  |  |

MPDSUB:
; TEST ARRAY LENGTH FOR ZERO, CLEAR CARRY

| $\operatorname{LD}$ | $A, B$ |
| :--- | :--- |
| $O R$ | $A$ |

RET 7
EX DE,HL
; TEST ARRAY LENGTH, CLEAR CARRY
;EXIT IF LENGTH IS O
EX DE,HL ;HL = SUBTRAHEND
; DE = MINUEND
; SUBTRACT OPERANDS 2 DIGITS AT A TIME ; NOTE CARRY IS INITIALLY O
LOOP:

| LD | A, (DE) | ;GET BYTE OF MINUEND |
| :--- | :--- | :--- |
| SBC | A,(HL) | ;SUBTRACT BYTE OF SUBTRAHEND |
| DAA |  | ;CHANGE TO DECIMAL |
| LD | (DE),A | ;STORE BYTE OF DIFFERENCE |
| INC | HL | :INCREMENT TO NEXT BYTE |
| INC | DE |  |
| DUNZ | LOOP |  |
| RET |  |  |

SAMPLE EXECUTTION:

SCEJ:

| LD | HL, AY1 | ; $\mathrm{HL}=$ BASE ADDRESS OF MINLIEND |
| :---: | :---: | :---: |
| LD | DE,AY2 | ; DE = BASE ADDRESS OF SUBTRAHEND |
| LD | B, SZAYS | ; $\mathrm{B}=\mathrm{LENGTH}$ OF ARRAYS IN BYTES |
| CALL | MPDSUR | ; MULTIPLE-PRECISION BCD SUBTRACTION |
|  |  | ; RESULT OF 2469134-1234567 = 1234567 |
|  |  | ; IN MEMORY AY1 $=67 \mathrm{H}$ |
|  |  | ; AY1+1 $=45 \mathrm{H}$ |



# Multiple-Precision Decimal Multiplication (MPDMUL) 

Multiplies two multi-byte unsigned decimal numbers. Both numbers are stored with their least significant digits at the lowest address. The product replaces the multiplicand. The length of the numbers (in bytes) is 255 or less. Only the least significant bytes of the product are returned to retain compatibility with other multipleprecision decimal operations.

Procedure: The program handles each digit of the multiplicand separately. It masks the digit off, shifts it (if it is the upper nibble of a byte), and then uses it as a counter to determine how many times to add the multiplier to the partial product. The least significant digit of the partial product is saved as the next digit of the full product and the partial product is shifted right four bits. The program uses a flag to determine whether it is currently working with the upper or lower digit of a byte. A length of 00 causes an exit with no multiplication.


#### Abstract

Registers Used: AF, BC, DE, HL Execution Time: Depends on the length of the operands and on the size of the digits in the multiplicand (since those digits determine how many times the multiplier must be added to the partial product). If the average digit in the multiplicand has a value of 5 , then the execution time is approximately $694 *$ LENGTH $^{2}+1555 *$ LENGTH +272 cycles where LENGTH is the number of bytes in the operands.


Program Size: 167 bytes
Data Memory Required: 520 bytes anywhere in RAM. This is temporary storage for the high bytes of the partial product ( 255 bytes starting at address PROD), the multiplicand ( 255 bytes starting at address MCAND), the length of the arrays ( 1 byte at address LEN), a digit counter indicating upper or lower digit ( 1 byte at address DCNT), a loop counter (1 byte at address L.PCNT), an overflow byte ( 1 byte at address OVRFLW), pointers to the multiplicand and multiplier ( 2 bytes each starting at addresses MCADR and MPADR, respectively), and the next byte of the multiplicand (1 byte at address NBYTE). Special Case: A length of 0 causes an immediate exit with the multiplicand unchanged. The more significant bytes of the product (starting at address PROD) are undefined.

## Entry Conditions

Base address of multiplicand in HL
Base address of multiplier in DE
Length of the operands in bytes in B

## Exit Conditions

Multiplicand replaced by multiplicand times multiplier

## Example

1. Data: Length of operands (in bytes) $=04$

Multiplier $=0000351816$ Multiplicand $=00006294_{16}$
Result: Multiplicand $=22142292_{16}$

Note that MPDMUL returns only the less significant bytes of the product (that is, the number of bytes in the multiplicand and multiplier) to
maintain compatibility with other multipleprecision decimal arithmetic operations. The more significant bytes of the product are available starting with their least significant digits at
address PROD. The user may need to check those bytes for a possible overflow or extend the operands with zeros.

| ; |  | ; |
| :---: | :---: | :---: |
| ; |  |  |
| ; |  |  |
| ; |  |  |
| ; | Title | Multiple-Precision Decimal Multiplication |
| ; | Name: | MPDMUL |
| ; |  |  |
| ; |  |  |
| ; |  |  |
| ; | Purpose: | Multiply 2 arrays of BCD bytes |
| ; |  | Multiplicand = multiplicand * multiplier |
| ; |  |  |
| ; | Entry: | Register pair HL = Multiplicand base address |
| ; |  | Register pair DE = Multiplier base address |
| ; |  | Register $\mathrm{B}=$ Length of arrays in bytes |
| ; |  |  |
| ; |  | The arrays are unsigned BCD numbers with a |
| ; |  | maximum length of 255 bytes, ARRAY[0] is the |
| ; |  | least significant byte, and ARRAY[LENGTH-1] |
| ; |  | the most significant byte. |
| , |  |  |
| ; | Exit: | Multiplicand : = multiplicand multiplier |
| , |  |  |
| ; | Registers used: | $A F, B C, D E, H L$ |
| , |  |  |
| ; | Time: | Assuming the average digit value of multiplicand |
| ; |  | is 5 , the time is approximately |
|  |  | (694* length^2) + (1555* length) + 272 cycles |
| , |  |  |
| , | Size: | Pragram 167 bytes |
| ; |  | Data 520 bytes |
| ; |  |  |
| ; |  |  |

MPDMLIL:

| IINITIALIZE CQUNTERS AND POINTERS |  |  |
| :--- | :--- | :--- |
| LD | A,B | ;TEST LENGTH OF OPERANDS |
| OR | A |  |
| RET | $Z$ | ;EXIT IF LENGTH IS O |
| LD | (LEN), A | ;SAVE LENGTH |
| LD | (LPCNT), A | ;LOOP COUNTER = LENGTH IN BYTES |
| LD | (MCADR),HL | ;SAVE MULTIPLICAND ADDRESS |
| LD | (MPADR), DE | ;SAVE MULTIPLIER ADDRESS |

```
;SAVE MLLLTIPLICAND IN TEMPORARY BLIFFER (MCANDI)
LD DE,MCAND MLICLICAND
LD (NBYTE),DE
                                    ;HL POINTS TO MLLLTIPLICAND
LD C, B \(\quad\) BC \(=\) LENGTH
B,O
LDIR ;MOVE MULTIPLICAND TO RUFFER
;CLEAR PARTIAL PRODUCT, CONSISTING OF UPPER BYTES
; STARTING AT PROD AND LOWER BYTES REPLACING
; MULTIPLICAND
LD HL, (MCADR)
LD A,(LEN)
CALL ZERORUF ;ZERO MLLTIPLICAND
; ZERO PRODUCT
\begin{tabular}{lll} 
LD & HL, PRROD \\
CALL \\
ZERORUF
\end{tabular}
;
; LOOP THROUGH ALL BYTES OF MLLTIPLICAND
LOOF:
\begin{tabular}{ll} 
LD A, I \\
LD & (DCNT),A
\end{tabular}
;LOOP THROUGH 2 DIGITS PER BYTE
; DURING LOWER DIGIT DCNT = 1
; DURING UPPER DIGIT DCNT = 0
DLOOF:
\begin{tabular}{|c|c|c|}
\hline SUB & A & ; \(\mathrm{A}=0\) \\
\hline LD & (OVRFLW), A & ; CLEAR OVERFLOW byte \\
\hline LD & A, (DCNT) & \\
\hline OR & A & ; TEST FOR LOWER DIGIT ( \(\mathrm{Z}=0\) ) \\
\hline LD & HL, (NBYTE) & ; GET NEXT BYTE \\
\hline LD & A, (HL) & \\
\hline JR & NZ, DLOOP 1 & ; JUMP IF LOWER IIGIT \\
\hline RRCA & & ; SHIFT UPPER DIGIT RIGHT 4 BITS \\
\hline RRCA & & \\
\hline RRCA & & \\
\hline RRCA & & \\
\hline And & OFH & ; KEEP ONLY CURRENT DIGIT \\
\hline JR & Z,SDIGIT & ; BRANCH IF DIGIT is zero \\
\hline LD & C, A & ; \(\mathrm{C}=\mathrm{DIGIT}\) \\
\hline
\end{tabular}
;ADD MLLTIPLIER TO PRODUCT NDIGIT TIMES
ADDLP:
\begin{tabular}{lll} 
LD & HL, (MPADR) & \(; H L=M U L T I P L I E R\) ADDRESS \\
LD & \(D E, P R O D\) & \(; D E=\) PRODUCT ADDRESS \\
LD & \(A,(L E N)\) & \(; B=\) LENGTH \\
LD & B,A & ;CLEAR CARRY INITIALLY \\
OR & \(A\) &
\end{tabular}
INNER:
\begin{tabular}{lll} 
LD & A, (DE \()\) & ;GET NEXT \\
AYTE OF & PRODUCT \\
A,(HL) & ;ADD NEXT BYTE OF MULTIPLIER
\end{tabular}
```

| DAA |  | ; DECIMAL ADJUST |
| :---: | :---: | :---: |
| LD | (DE), A | ; STORE SUM IN PRODUCT |
| INC. | HL |  |
| INC | DE |  |
| DUNZ | INNER | ; CONTINUE UNTIL ALL BYTES ADDED |
| UR | NC, DECND | ; LllMP IF NO OVERFLOW FROM ADOITION |
| LD | HL, OURFLW | ; ELSE INCREMENT QUERFLOW BYTE |
| INC. | (HL) |  |

DECND:

| DEC. | $C$ |
| :--- | :--- |
| IR | NZ,ADDLP | ;CONTINUE UNTIL DIGIT $=0$

; STORE LEAST SIGNIFICANT DIGIT OF PRODUCT
; AS NEXT DIGIT OF MULTIPLICAND
SDIGIT:

| LD | A, (PROD) | ; GET LOW EYYTE OF | PRODIET |
| :---: | :---: | :---: | :---: |
| AND | OFH |  |  |
| LD | B, A | ; SAVE IN B |  |
| LD | A, (DCNT) |  |  |
| OR | A | ; TEST FOR LOWER | DIGIT (Z=0) |
| LD | A, E | ; $A=$ NEXT DIGIT |  |
| JR | NZ, SDI | ; JUMP IF WORKING | ON LDWER. [IIGIT |
| RRC:A |  | ; ELSE MOVE DIGIT | TO HIGH BITS |

RRCA
RRCA
RRCA
SD1:

| LD | HL, (MCADR) |
| :--- | :--- |
| $0 R$ | (HL) |
| LD | (HL),A |

    ; SHIFT PRODUCT RIGHT 1 DIGIT (4 BITS)
    LD A, (LEN)
    LD B,A ;B = LENGTH
LD E,A
LD D,O

LD $\quad \mathrm{HL}, \mathrm{PROD}$
ADD HL,DE ;HL PQINTS BEYOND END OF PROD
LD $A$, (OVRFLW) $; A=$ OVERFLOW BYTE
SHFTLF:


| LD | $H L$, (MCADR) | ; INCREMENT TO NEXT RESULT BYTE |
| :--- | :--- | :--- |
| INC | $H L$ |  |
| LD | (MCADR),HL |  |
| LD | $H L, L P C N T$ | ;DECREMENT LOOP COUNTER |
| DEC | (HL) |  |
| JR | $N Z$, LOOP |  |

EXIT:
RET

; SAMPLE EXECUTION:

SC6K:

| LD | $H L, A Y 1$ |
| :--- | :--- |
| LD | $D E, A Y 2$ |
| LD | $B, S Z A Y S$ |
| CALL | MPDMUL |

; BASE ADDRESS OF MULTIPLICAND ; BASE ADDRESS OF MULTIPLIER ; LENGTH OF ARRAYS IN BYTES ; MULTIPLE-PRECISION BCD MLLLTIPLICATION ; RESULT OF $1234 * 1234=1522756$

|  |  |  | 6K MULTIPLE-P | ECISION D | CIMAL | TIPLICAT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | ; | IN MEMORY | AY1 | $=56 \mathrm{H}$ |
|  |  |  | ; |  | AY1+1 | $=27 \mathrm{H}$ |
|  |  |  | ; |  | AY1+2 | $=52 \mathrm{H}$ |
|  |  |  | ; |  | AY $1+3$ | $=01 \mathrm{H}$ |
|  |  |  | ; |  | AY1+4 | $=\mathrm{OOH}$ |
|  |  |  | ; |  | AY1 +5 | $=\mathrm{OOH}$ |
|  |  |  | ; |  | AY $1+6$ | $=\mathrm{OOH}$ |
|  | JR | Scek |  |  |  |  |
| SZAYS | EQU | 7 | ; LENGTH OF | ARRAYS IN | Bytes |  |
|  | DB | 034H |  |  |  |  |
|  | DB | O 2 LH |  |  |  |  |
|  | DB | 0 |  |  |  |  |
|  | DB | - |  |  |  |  |
|  | DB | 0 |  |  |  |  |
|  | DB | 0 |  |  |  |  |
|  | DB | 0 |  |  |  |  |
| AY2: |  |  |  |  |  |  |
|  | DR | 034H |  |  |  |  |
|  | DB | O 12 H |  |  |  |  |
|  | DB | 0 |  |  |  |  |
|  | DB | - |  |  |  |  |
|  | DB | $\bigcirc$ |  |  |  |  |
|  | DB | $\bigcirc$ |  |  |  |  |
|  | DE | 0 |  |  |  |  |
|  | END |  |  |  |  |  |

# Multiple-Precision Decimal Division <br> (MPDDIV) 

Divides two multi-byte unsigned decimal numbers. Both numbers are stored with their least significant digits at the lowest address. The quotient replaces the dividend; the remainder is not returned, but its base address is in memory locations HDEPTR and HDEPTR +1 . The length of the numbers (in bytes) is 255 or less. The Carry flag is cleared if no errors occur; if a divide by 0 is attempted, the Carry flag is set to 1 , the dividend is unchanged, and the remainder is set to 0 .

Procedure: The program divides by determining how many times the divisor can be subtracted from the dividend. It saves that number in the quotient, makes the remainder into the new dividend, and rotates the dividend and the quotient left one digit. The program exits immediately, setting the Carry flag, if it finds the divisor to be 0 . The Carry flag is cleared otherwise.

Registers Used: AF, BC, DE, HL
Execution Time: Depends on the length of the operands and on the size of the digits in the quotient (determining how many times the divisor must be subtracted from the dividend). If the average digit in the quotient has a value of 5 , the execution time is approximately $1054 *$ LENGTH $^{2}+$ 2297 * LENGTH +390 cycles where LENGTH is the number of bytes in the operands.
Program Size: 168 bytes
Data Memory Required: 523 bytes anywhere in RAM. This is storage for the high dividend ( 255 bytes starting at address HIDE1), the result of the subtraction ( 255 bytes starting at address HIDE2), the length of the operands ( 1 byte at address

LENGTH), the next digit in the array ( 1 byte at address NDIGIT), the counter for the subtraction loop ( 1 byte at address CNT), pointers to the dividend, divisor, current high dividend and remainder, and other high dividend ( 2 bytes each starting at addresses DVADR, DSADR, HDEPTR, and ODEPTR, respectively), and the divide loop counter ( 2 bytes starting at address COUNT).

## Special Cases:

1. A length of 0 causes an immediate exit with the Carry flag cleared, the quotient equal to the original dividend, and the remainder undefined.
2. A divisor of 0 causes an exit with the Carry flag set to 1 , the quotient equal to the original dividend, and the remainder equal to 0 .

## Entry Conditions

Base address of dividend in HL
Base address of divisor in DE
Length of the operands in bytes in B

## Exit Conditions

Dividend replaced by dividend divided by divisor
If the divisor is non-zero, Carry $=0$ and the result is normal.
If the divisor is 0 , Carry $=1$, the dividend is unchanged, and the remainder is 0 .
The base address of the remainder (i.e., the address of its least significant digits) is in HDEPTR and HDEPTR+1.

## Example

1. Data: Length of operands (in bytes) $=04$

Dividend $=22142298_{16}$
Divisor $=00006294_{16}$
Result: $\quad$ Dividend $=00003518_{16}$
Remainder (base address in HDEPTR and HDEPTR +1$)=00000006_{16}$
Carry flag is 0 to indicate no divide-by-0 error.


## MPDDIV:

| :SAVE PARAMETERS AND CHECK FOR ZERO LENGTH |  |  |
| :--- | :---: | :---: |
| LD | (DVADR), HL | :SAVE DIVIDEND ADDRESS |
| LD | (DSADR), DE | SAVE DIVISOR ADDRESS |
| LD | A, B |  |
| LD | (LENGTH), A | :SAVE LENGTH |
| OR | A | TEST LENGTH |
| IP | $Z$, OKEXIT | :EXIT IF LENGTH $=0$ |

;ZERO BOTH DIVIDEND BUFFERS
; AND SET UP THE DIVIDEND POINTERS
LD HL,HIDEI $\quad$ HL $=$ ADDRESS OF HIGH DIVIDEND 1
LD (HDEPTR),HL ;HIGH DIVIDEND PTR = HIDE1
LD DE,HIDE 2 ;DE $=$ ADDRESS OF HIGH DIVIDEND 2
LD (ODEPTR), DE ;OTHER DIVIDEND PTR = HIDE2
SUB A :GET O TO USE IN FILLING BUFFERS
;FILL BOTH DIVIDEND BUFFERE WITH ZEROS

## INITLP:

| LD | (HL), A | ZZERO BYTE OF HIDE1 |
| :--- | :--- | :--- |
| LD | (DE),A | ZERO BYTE OF HIDE |

INC HL
INC DE
DUNZ INITLP


DVO1:

| OR | (HL) | ; OR NEXT BYTE OF DIVISOR |
| :---: | :---: | :---: |
| INC. | HL |  |
| DUNZ | DVO1 |  |
| OR | A | ; TEST FOR ZERO DIVISOR |
| UR | Z, EREXIT | ;ERROR EXIT IF DIVISOR IS O |
| SIIB | A |  |
| LD | (NDIGIT), A | ; START NEXT DIGIT AT O |

; DIVIDE BY DETERMINING HOW MANY TIMES DIVISOR EAN
; BE SUBTRACTED FROM DIVIDEND FOR EACH DIGIT
; POSITION

```
DVLOOP:
;ROTATE LEFT LOWER DIVIDEND AND QUOTIENT:
; HIGH DIGIT OF NDIGIT BECOMES LEAST SIGNIFICANT DIGIT
; OF QUIOTIENT (DIVIDEND ARRAY) AND MOST SIGNIFICANT DIGIT
; OF DIVIDEND ARRAY GOES TO HIGH DIGIT OF NDIGIT
LD HL, (DVADR)
CALL RLARY ;ROTATE LOW DIVIDEND
; IF DIGIT COUNT = O THEN WE ARE DONE
LD HL, (COUNT) ;DECREMENT COUNT BY 1
DEC HL
LD (COUNT),HL
LD A,H #TEST 16-BIT COUNT FOR O
OR L
IR Z,OKEXIT EXIT WHEN COUNT = O
;
;ROTATE LEFT HIGH DIVIDEND, LEAST SIGNIFICANT DIGIT
; OF HIGH DIVIDEND BECOMES HIGH DIGIT OF NDIGIT
LD HL, (HDEPTR)
CALL RLARY ;ROTATE HIGH DIVIDEND
;
; SEE HOW MANY TIMES DIVISOR GOES INTO HIGH DIVIDEND
; ON EXIT FROM THIS LOOP, HIGH IIGIT OF NDIGIT IS NEXT
; QUOTIENT DIGIT AND HIGH DIVIDEND IS REMAINDER
SUB A ;CLEAR NUMBER OF TIMES INITIALLY
LD (NDIGIT),A
SUBLF:
\begin{tabular}{lll} 
LD & HL, (DSADR) & ;HL POINTS TO DIVISOR \\
LD & DE, (HDEPTR) & ;DE POINTS TO CURRENT HIGH DIVIDEND \\
LD & BC, (ODEPTR) & ;BC POINTS TO OTHER HIGH DIVIDEND \\
LD & A, (LENGTH) & \\
LD & (CNT),A & :LOOP COUNTER = LENGTH \\
OR & A & ;CLEAR CARRY INITIALLY
\end{tabular}
INNER:
\begin{tabular}{|c|c|c|}
\hline LD & A, (DE) & ; GET NEXT BYTE OF DIVIDEND \\
\hline SBC & A, (HL) & ; SUBTRACT DIVISOR \\
\hline DAA & & ; CHANGE TO DECIMAL \\
\hline LD & (BC), \(A\) & ; STORE DIFFERENCE IN OTHER LIVIDEND \\
\hline INC. & HL & ; INCREMENT TO NEXT BYTE \\
\hline INC & DE & \\
\hline INC & BC & \\
\hline LD & A, (CNT) & ; DECREMENT COUNTER \\
\hline DEC & A & \\
\hline LD & (CNT), A & \\
\hline UR & NZ, INNER & ; CONTINUE THROUGH ALL BYTES \\
\hline JR & C. DVLOOP & - ILIMP WHEN BORROW OLCCURS \\
\hline & & ; NDIGIT IS NUMEER OF TIMES DIVISOR \\
\hline & & ; GOES INTO ORIGINAL HIGH DIVIDEND \\
\hline & & ; HIGH DIVIDEND CONTAINS REMAINDER \\
\hline
\end{tabular}
```

```
;DIFFERENCE IS NOT NEGATIVE, SO ADD 1 TO
; NUMBER OF SUCCESSFUL SURTRACTIONS
; (LOW DIGIT OF NDIGIT)
LD HL,NDIGIT ;NDIGIT = NDIGIT + 1
INC (HL)
;EXCHANGE POINTERS, THUS MAKING DIFFERENCE NEW DIVIDEND
LD HL, (HDEPTR)
LD DE, (ODEPTR)
LD (HDEPTR),DE
LD (ODEPTR),HL
IR SURLP ;CONTINUE UNTIL DIFFERENCE NEGATIVE
;NO ERRORS, CLEAR CARRY
OKEXIT:
    OR A ;CLEAR CARRY, VALID RESULT
    RET
    ;DIVIDE-BY-ZERO ERROR, SET CARRY
EREXIT:
    SCF #SET CARRY, INVALID RESULT
```



```
SUBROUTINE: RLARY
;PURPOSE: ROTATE LEFT AN ARRAY GNE DIGIT (4 BITS)
;ENTRY: HL = BASE ADDRESS OF ARRAY
; LOW DIGIT OF NDIGIT IS DIGIT TO ROTATE THROUGH
;EXIT: ARRAY ROTATED LEFT THROIGGH LOW DIGIT OF NLIGIT
;REGISTERS USED: AF, EC, DE, HL
```



```
RLARY:
;SHIFT NDIGIT INTO LOW DIGIT OF ARRAY AND
; SHIFT ARRAY LEFT
LD A, (LENGTH)
LD B,A ;B = LENGTH OF ARRAY IN BYTES
LD A,(NDIGIT) ;A = NDIGIT
SHIFT:
\begin{tabular}{lll} 
RLD & & ;SHIFT BYTE LEFT 1 DIGIT (4 BITS) \\
INC & HL & ;CONTINUE UNTIL ALL BYTES SHIFTED \\
BUNZ & SHIFT & ©SAVE NEW NEXT DIGIT
\end{tabular}
;SAVE NEW NEXT [IGIT
; DATA
NDIGIT: DS 
CNT:
OVADR:
HDEPTR: DS 2 ;HIGH DIVIDEND POINTER
ODEPTR: IS 2 OTHER DIVIDEND POINTER
```



## Multiple-Precision Decimal Comparison

Compares two multi-byte unsigned decimal (BCD) numbers and sets the Carry and Zero flags appropriately. The Zero flag is set to $l$ if the operands are equal and to 0 if they are not equal. The Carry flag is set to 1 if the subtrahend is larger than the minuend; the Carry flag is cleared otherwise. Thus the flags are set as if the
subtrahend had been subtracted from the minuend.

Note: This program is exactly the same as Subroutine 6 H , the multiple-precision binary comparison, since the form of the operands does not matter if they are only being compared. See Subroutine 6 H for a listing and other details.

## Examples

1. Data: Length of operands (in bytes) $=6$

$$
\text { Subtrahend }=196528719340_{16}
$$

Minuend $=456780153266_{16}$
Result: Zero flag $=0$ (operands are not equal)
Carry flag $=0$ (subtrahend is not larger than minuend)
2. Data: Length of operands (in bytes) $=6$

Subtrahend $=196528719340_{16}$ Minuend $=196528719340_{16}$
Result: $\quad$ Zero flag $=1$ (operands are equal)
Carry flag $=0$ (subtrahend is not larger than minuend)
3. Data: Length of operands (in bytes) $=6$ Subtrahend $=196528719340_{16}$ Minuend $=073785991074_{16}$
Result: $\quad$ Zero flag $=0$ (operands are not equal) Carry flag $=1$ (subtrahend is larger than
minuend)

Extracts a field of bits from a byte and returns the field in the least significant bit positions. The width of the field and its lowest bit position are parameters.
Procedure: The program obtains a mask with the specified number of 1 bits from a table, shifts
the mask left to align it with the specified lowest bit position, and obtains the field by logically ANDing the mask with the data. It then normalizes the bit field by shifting it right so that it starts in bit 0 .

Registers Used: AF, BC, DE, HL
Execution Time: 21 * LOWEST BIT POSITION plus 86 cycles overhead. (The lowest bit position determines the number of times the mask must be shifted left and the bit field right.)
Program Size: 32 bytes
Data Memory Required: None Special Cases:

1. Requesting a field that would extend beyond the end of the byte causes the program to return with only the bits through bit 7. That is, no wraparound is provided. If, for example, the user asks for a 6-bit
field starting at bit 5, the program will return only 3 bits (bits 5 through 7).
2. Both the lowest bit position and the number of bits in the field are interpreted $\bmod 8$. That is, for example, bit position 11 is equivalent to bit position 3 and a field of 10 bits is equivalent to a field of 2 bits. Note, however, that the number of bits in the field is interpreted in the range 1 to 8 . That is, a field of 16 bits is equivalent to a field of 8 bits, not to a field of 0 bits.
3. Requesting a field of width 0 causes a return with a result of 0 .

## Entry Conditions

Starting (lowest) bit position in the field (0 to 7) in A
Number of bits in the field ( 1 to 8 ) in D
Data byte in E

## Exit Conditions

Bit field in A (normalızed to bit 0 )

## Examples

1. Data: \(\left.\left.\begin{array}{ll}Data value=\mathrm{F} 6_{16}=11110110_{2} <br>

Lowest bit position=4\end{array}\right] $$
\begin{array}{l}\text { Number of bits in the field }=3\end{array}
$$\right\}\)| Bit field $=07_{16}=00000111_{2}$ |
| :--- |
| Three bits, starting at bit 4 , have been ex- |
| tracted (that is, bits 4 through 6 ). |

1. Data: Data value $=\mathrm{F}_{16}=11110110_{2}$

Lowest bit position $=4$
Number of bits in the field $=3$

Three bits, starting at bit 4 , have been extracted (that is, bits 4 through 6 ).
$\begin{aligned} \text { 2. Data: } & \text { Data value }=\mathrm{A} 2_{16}=10100010_{2} \\ & \text { Lowest bit position }=6 \\ & \text { Number of bits in the field }=5 \\ \text { Result: } & \text { Bit field }=02_{16}=00000010_{2}\end{aligned}$
Two bits, starting at bit 6 , have been extracted (that is, bits 6 and 7); that was all that was available, although five bits were requested.
;
;
; ..... ;

## EXTR:

| :SHIFT DATA TO NORMALIZE TO BIT O |  |  |
| :--- | :--- | :--- |
| NO SHIFTING NEEDED IF LOWEST POSITION IS O |  |  |
| AND | OOOOOI11B | :ONLY ALLOW POSITIONS O TO 7 |
| IR | Z,EXTR | :JUMP IF NO SHIFTING NEEDED |
| LD | B,A | :MOVE SHIFT COUNT TO B |


| SRL | E | :SHIFT DATA RIGHT |
| :--- | :--- | :--- |
| DUNZ | SHFT | :CONTINUE UNTIL NORMALIZED |

; EXTRACT FIELD BY MASKING WITH 1 's


```
LD A,E ;GET DATA
AND (HL) ;MASK OFF UNWANTED BITS
RET
:MASK ARRAY WITH 1 TO & ONE BITS
MSKARY:
    DB 00000001B
    DB 00000011B
    DB 00000111B
    DB 00001111B
    DB 00011111B
    DB OO111111B
    DB 01111111B
    DB 11111111B
; ;
; ;
; SAMPLE EXECUTION:
;
;
SC7A:
\begin{tabular}{|c|c|c|}
\hline LD & E,00011000B & ;REGISTER E = DATA \\
\hline LD & D, 3 & ; REGISTER D \(=\) NUMBER OF BITS \\
\hline LD & A, 2 & ; ACCUMLILATOR = LOWEST BIT POSITION \\
\hline CALL & BFE & ; EXTRACT 3 BITS STARTING WITH \#2 \\
\hline IR & Sc.7A & ; RESULT \(=00000110 \mathrm{~B}\) \\
\hline END & & \\
\hline
\end{tabular}
```

Inserts a field of bits into a byte. The width of the field and its starting (lowest) bit position are parameters.

Procedure: The program obtains a mask with the specified number of 0 bits from a table. It then shifts the mask and the bit field left to align
them with the specified lowest bit position. It logically ANDs the mask with the original data byte, thus clearing the required bit positions, and then logically ORs the result with the shifted bit field.

Registers Used: AF, BC, DE, HL
Execution Time: 25 * LOWEST BIT POSITION plus 133 cycles overhead. (The lowest bit position of the field determines how many times the mask and the field must be shifted left.)
Program Size: 40 bytes
Data Memory Required: None Special Cases:

1. Attempting to insert a field that would extend beyond the end of the byte causes the program to insert only the bits through bit 7. That is, no wrap-
around is provided. If, for example, the user attempts to insert a 6 -bit field starting at bit 4 , only 4 bits (bits 4 through 7) are actually replaced.
2. Both the starting bit position and the width of the bit field (number of bits) are interpreted $\bmod 8$. That is, for example, bit position 11 is the same as bit position 3 and a 12 -bit field is the same as a 4-bit field. Note, however, that the width of the field is mapped into the range 1 to 8 . That is, for example, a 16 -bit field is the same as an 8-bit field.
3. Attempting to insert a field of width 0 causes a return with a result of 0 .

## Entry Conditions

## Data in A

Number of bits in the field ( 1 to 8 ) in B Starting (lowest) bit position of field in C Field to insert in E

## Exit Conditions

## Result in A

The result is the original data with the bit field inserted, starting at the specified bit position.

## Examples

1. Data:

Value $=\mathrm{F}_{16}=11110110_{2}$
Lowest bit position $=4$
Number of bits in the field $=2$
Bit field $=01_{16}=00000001_{2}$
Result: Value with bit field inserted $=$ D6 ${ }_{16}=11010110_{2}$
The 2-bit field has been inserted into the original value starting at bit 4 (into bits 4 and 5).
2. Data: Value $=\mathrm{B} 8_{16}=10111000_{2}$
L.owest bit position $=1$

Number of bits in the field $=5$
Bit field $=15_{16}=00010101_{2}$
Result: $\quad$ Value with bit field inserted $=\mathrm{AA}_{16}=10101010_{2}$ The 5 -bit field has been inserted into the original value starting at bit 1 (into bits 1 through 5), changing $11100_{2}\left(1 \mathrm{C}_{16}\right)$ to $10101_{2}\left(15_{16}\right)$.


BFI:

| PUSH | AF | ; SAVE data byte |
| :---: | :---: | :---: |
| ; GET | MASK WITH REQUIRED | NUMBER OF 0 BITS |
| PUSH | BC. | ; SAVE STARTING BIT POSITION |
| LD | HL, MSKARY |  |
| LD | A, B | ; GET NUMBER OF BITS |
| AND | A | ; TEST NLIMBER OF BITS FOR 0 |
| RET | Z | ; RETURN WITH o RESULT IF NUMBER ; OF BITS IS o |
| DEC | A | ; NORMALIZE TO 0...7 |
| AND | 00000111 B | ; ONLY ALLOW 0...7 |
| LD | C, A |  |
| LD | B, 0 |  |
| ADD | HL, BC | ; INDEX INTO MASK ARRAY |
| LD | D, (HL) | ; $\mathrm{D}=$ MASK WITH ZEROS FOR CLEARING |
| POP | BC. | ; RESTORE STARTING BIT |

;TEST IF STARTING BIT IS O

```
    LD A,C
    AND OOO00111B ;RESTRICT STARTING BIT TO 0...7
    JR Z,INSRT ;JUMP IF STARTING EIT IS 0
                                ; NO ALIGNMENT IS NECESSARY
    ;ALIGN FIELD TO INSERT AND MASK IF STARTING BIT NON-ZERO
    LD B,C ;B = STARTING BIT NUMBER
    LD A,D ;A = MASK
SFIELD:
    SLA E ;SHIFT FIELD LEFT TO INSERT
    RLCA :ROTATE MASK
    BJNZ SFIELD ;CONTINUE UNTIL ALIGNED
    LD D,A
    ;INSERT FIELD
INSFT:
\begin{tabular}{lll} 
POP & AF & ;GET IATA BACK \\
AND & \(D\) & AND OFF MASK: AREA \\
OR & \(E\) & OR IN FIELD
\end{tabular}
RET
    #MASK ARRAY - 1 TO 8 ZERO BITS
MSKAFY:
    DE 11111110B
    DB 11111100B
    DB 11111000B
    DB 11110000B
    DB 11100000B
    DB 11000000B
    DB 10000000B
    DB 00000000E
```

; ;

; SAMPLE EXECUTION: ;
;

SAMPLE EXECUTION:

Sc7E:

| LD | A, 11111111B | ;REGISTER A = DATA |
| :---: | :---: | :---: |
| LD | B, 3 | PREGISTER B $=$ NUMBER OF BITS |
| LD | C. 2 | PREGISTER $\mathrm{C}=$ LOWEST BIT POSITION |
| LD | E,00000101B | ;REGISTER E $=$ FIELD TO INSERT |
| CALL | BFI | INSERT 3-BIT FIELD STARTING AT |
| UR | Sc7B | ; BIT 2, RESULT $=11110111 \mathrm{E}$ |
| END |  |  |

## Multiple-Precision Arithmetic Shift Right

(MPASR)

Shifts a multi-byte operand right arithmetically by a specified number of bit positions. The length of the operand (in bytes) is 255 or less. The Carry flag is set from the last bit shifted out of the rightmost bit position. The operand is stored with its least significant byte at the lowest address.
Procedure: The program obtains the sign bit from the most significant byte, saves that bit in the Carry, and then rotates the entire operand right one bit, starting with the most significant byte. It repeats the operation for the specified number of shifts.

Registers Used: AF, BC, DE, HL
Execution Time: NUMBER OF SHIFTS * $(46+$ $34 *$ LENGTH OF OPERANDS IN BYTES) + 59 cycles
Program Size: 28 bytes
Data Memory Required: None Special Cases:

1. If the length of the operand is 0 , the program exits immediately with the operand unchanged and the Carry flag cleared.
2. If the number of shifts is 0 , the program exits immediately with the operand unchanged and the Carry flag cleared.

## Entry Conditions

Base address of operand in HL
Length of the operand in bytes in B
Number of shifts (bit positions) in C

## Exit Conditions

Operand shifted right arithmetically by the specified number of bit positions. The original sign bit is extended to the right. The Carry flag is set from the last bit shifted out of the rightmost bit position. Carry is cleared if either the number of shifts or the length of the operand is 0 .

## Examples

1. Data: Length of operand (in bytes) $=08$ Operand $=85$ A4C719FE06741 $\mathrm{E}_{16}$ Number of shifts $=04$
Result: $\quad$ Shifted operand $=$ F85A4C719FE06741 16 This is the original operand shifted right four bits arithmetically; the four most significant bits all take the value of the original sign bit (1).
Carry $=1$, since the last bit shifted from the rightmost bit position was 1 .
2. Data: Length of operand (in bytes) $=04$

Operand $=3$ F6A42D3 ${ }_{16}$
Number of shifts $=03$
Result: $\quad$ Shifted operand $=07 E D 485 \mathrm{~A}_{16}$
This is the original operand shifted right three bits arithmetically; the three most significant bits all take the value of the original sign bit (0).
Carry $=0$, since the last bit shifted from the rightmost bit position was 0 .
7 全
; ; ; ;
;

Title Multiple-Precision Arithmetic Shift Right; Name: MPASR
( ;
Purpose: Arithmetic shift right a multi-byte operand;
Nbits ;
Entrys Register pair HL
Register pair HL = Base address of operand ;
Register $B=$ Length of operand in bytes ;
Register $C=$ Number of bits to shift ;
The operand is stored with ARRAY[O] as its
least significant byte and ARRAY[LENGTH-1] ;
its most significant byte, where ARRAY ;
is its base address. ;
Exit: $\quad$ Operand shifted right with the most significant;
bit propagated. ;
CARRY : = Last bit shifted from least ;
significant position. ;
Registers usea $A F, B C, D E, H L$
Registers used: $A F, B C, D E, H L$;
Time: $\quad 59$ cycles overhead plus ;
( (34 * length) +46 ) cycles per shift ;
Size: Program 28 bytes

MPASR:


```
LOOP:
            LD B,(HL) #GET MOST SIGNIFICANT BYTE
            RL B ;CARRY = MOST SIGNIFICANT BIT
            LD B,A
            LD E,L
            LD D,H
            ;ROTATE BYTES RIGHT STARTING WITH MIOT SIGNIFICANT
ASRLP:
\begin{tabular}{lll} 
RR & (HL) & ;ROTATE A BYTE RIGHT \\
DEC & \(H L\) & ;DECREMENT TO LESS SIGNIFICANT BYTE
\end{tabular}
CONT:
\begin{tabular}{ll} 
LD & L, E \\
LD
\end{tabular}
DEC C FDECREMENT NIMMBER OF SHIFTS
UR NZ,LOOP
RET
;
;
```



```
SAMPLE EXECUTION:;
```

SAMPLE EXECUTION: ..... ;

```,
SC7E:
\begin{tabular}{ll} 
LD & HL, AY \\
LD & \(B, S Z A Y\) \\
LD & C,SHIFTS \\
CALL & MPASR
\end{tabular}
```; BASE ADLRESS OF OFERAND; LENGTH OF OPERAND IN BYTES
```

LD C.SHIFTS
;NUMBER OF SHIFTS
:SHIFT
;RESLILT OF SHIFTING EDCBA987E54321H, 4 BITS IS
; FEDCRA98765432H, C=0
IN MEMORY AY =032H
AY+1 = 054H
AY+2 = 076H
AY+3 =098H
AY+4 = OBAH
AY+5 = OLICH
AY+G = OFEH
UR SC7C
SZAY EQU %LENGTH OF OPERAND IN BYTES
SHIFTS EQU 4 NLMBER OF SHIFTS
AY: DB 21H,43H,65H,87H,OA9H,OCBH,OEDH
END

```

\section*{Multiple-Precision Logical Shiff Left}

Shifts a multi-byte operand left logically by a specified number of bit positions. The length of the operand (in bytes) is 255 or less. The Carry flag is set from the last bit shifted out of the leftmost bit position. The operand is stored with its least significant byte at the lowest address.

Procedure: The program clears the Carry initially (to fill with a 0 bit) and then shifts the entire operand left one bit, starting with the least significant byte. It repeats the operation for the specified number of shifts.

Regisfers Used: AF, BC, DE
Execułion Time: NUMBER OF SHIFTS * \((27+34 *\) LENGTH OF OPERAND IN BYTES \()+31\) cycles
Program Size: 21 bytes
Data Memory Required: None

\section*{Special Cases:}
1. If the length of the operand is 0 , the program exits immediately with the operand unchanged and the Carry flag cleared.
2. If the number of shifts is 0 , the program exits immediately with the operand unchanged and the Carry flag cleared.

\section*{Entry Condifions}

Base address of operand in HL
Length of operand in bytes in B Number of shifts (bit positions) in C

\section*{Examples}
1. Data: \(\left.\begin{array}{ll}\text { Length of operand (in bytes) }=08 \\ & \text { Operand }=85 \mathrm{~A} 4 \mathrm{C} 719 \mathrm{FE} 06741 \mathrm{E}_{16} \\ \text { Number of shifts }=04\end{array}\right]\) Result: \(\begin{aligned} & \text { Shifted operand }=5 \mathrm{~A} 4 \mathrm{C} 719 \mathrm{FE} 06741 \mathrm{E} 0_{16} \\ & \\ & \text { This is the original operand shifted left four } \\ & \text { bits logically; the four least significant bits } \\ & \text { are all cleared. } \\ & \text { Carry }=0, \text { since the last bit shifted from the } \\ & \text { leftmost bit position was } 0 .\end{aligned}\)
1. Data: \(\left.\begin{array}{ll}\text { Length of operand (in bytes) }=08 \\ & \text { Operand }=85 \mathrm{~A} 4 \mathrm{C} 719 \mathrm{FE} 06741 \mathrm{E}_{16} \\ \text { Number of shifts }=04\end{array}\right]\) Result: \(\begin{aligned} & \text { Shifted operand }=5 \mathrm{~A} 4 \mathrm{C} 719 \mathrm{FE} 06741 \mathrm{E} 0_{16} \\ & \\ & \text { This is the original operand shifted left four } \\ & \text { bits logically; the four least significant bits } \\ & \text { are all cleared. } \\ & \text { Carry }=0, \text { since the last bit shifted from the } \\ & \text { leftmost bit position was } 0 .\end{aligned}\)
1. Data: \(\left.\begin{array}{ll}\text { Length of operand (in bytes) }=08 \\ & \text { Operand }=85 \mathrm{~A} 4 \mathrm{C} 719 \mathrm{FE} 06741 \mathrm{E}_{16} \\ \text { Number of shifts }=04\end{array}\right]\) Result: \(\begin{aligned} & \text { Shifted operand }=5 \mathrm{~A} 4 \mathrm{C} 719 \mathrm{FE} 06741 \mathrm{E} 0_{16} \\ & \\ & \text { This is the original operand shifted left four } \\ & \text { bits logically; the four least significant bits } \\ & \text { are all cleared. } \\ & \text { Carry }=0, \text { since the last bit shifted from the } \\ & \text { leftmost bit position was } 0 .\end{aligned}\)
1. Data: \(\left.\begin{array}{ll}\text { Length of operand (in bytes) }=08 \\ & \text { Operand }=85 \mathrm{~A} 4 \mathrm{C} 719 \mathrm{FE} 06741 \mathrm{E}_{16} \\ \text { Number of shifts }=04\end{array}\right]\) Result: \(\begin{aligned} & \text { Shifted operand }=5 \mathrm{~A} 4 \mathrm{C} 719 \mathrm{FE} 06741 \mathrm{E} 0_{16} \\ & \\ & \text { This is the original operand shifted left four } \\ & \text { bits logically; the four least significant bits } \\ & \text { are all cleared. } \\ & \text { Carry }=0, \text { since the last bit shifted from the } \\ & \text { leftmost bit position was } 0 .\end{aligned}\)
1. Data: \(\left.\begin{array}{ll}\text { Length of operand (in bytes) }=08 \\ & \text { Operand }=85 \mathrm{~A} 4 \mathrm{C} 719 \mathrm{FE} 06741 \mathrm{E}_{16} \\ \text { Number of shifts }=04\end{array}\right]\) Result: \(\begin{aligned} & \text { Shifted operand }=5 \mathrm{~A} 4 \mathrm{C} 719 \mathrm{FE} 06741 \mathrm{E} 0_{16} \\ & \\ & \text { This is the original operand shifted left four } \\ & \text { bits logically; the four least significant bits } \\ & \text { are all cleared. } \\ & \text { Carry }=0, \text { since the last bit shifted from the } \\ & \text { leftmost bit position was } 0 .\end{aligned}\)
1. Data: \(\left.\begin{array}{ll}\text { Length of operand (in bytes) }=08 \\ & \text { Operand }=85 \mathrm{~A} 4 \mathrm{C} 719 \mathrm{FE} 06741 \mathrm{E}_{16} \\ \text { Number of shifts }=04\end{array}\right]\) Result: \(\begin{aligned} & \text { Shifted operand }=5 \mathrm{~A} 4 \mathrm{C} 719 \mathrm{FE} 06741 \mathrm{E} 0_{16} \\ & \\ & \text { This is the original operand shifted left four } \\ & \text { bits logically; the four least significant bits } \\ & \text { are all cleared. } \\ & \text { Carry }=0, \text { since the last bit shifted from the } \\ & \text { leftmost bit position was } 0 .\end{aligned}\)
1. Data: \(\left.\begin{array}{ll}\text { Length of operand (in bytes) }=08 \\ & \text { Operand }=85 \mathrm{~A} 4 \mathrm{C} 719 \mathrm{FE} 06741 \mathrm{E}_{16} \\ \text { Number of shifts }=04\end{array}\right]\) Result: \(\begin{aligned} & \text { Shifted operand }=5 \mathrm{~A} 4 \mathrm{C} 719 \mathrm{FE} 06741 \mathrm{E} 0_{16} \\ & \\ & \text { This is the original operand shifted left four } \\ & \text { bits logically; the four least significant bits } \\ & \text { are all cleared. } \\ & \text { Carry }=0, \text { since the last bit shifted from the } \\ & \text { leftmost bit position was } 0 .\end{aligned}\)
1. Data: \(\left.\begin{array}{ll}\text { Length of operand (in bytes) }=08 \\ & \text { Operand }=85 \mathrm{~A} 4 \mathrm{C} 719 \mathrm{FE} 06741 \mathrm{E}_{16} \\ \text { Number of shifts }=04\end{array}\right]\) Result: \(\begin{aligned} & \text { Shifted operand }=5 \mathrm{~A} 4 \mathrm{C} 719 \mathrm{FE} 06741 \mathrm{E} 0_{16} \\ & \\ & \text { This is the original operand shifted left four } \\ & \text { bits logically; the four least significant bits } \\ & \text { are all cleared. } \\ & \text { Carry }=0, \text { since the last bit shifted from the } \\ & \text { leftmost bit position was } 0 .\end{aligned}\)
1. Data: \(\left.\begin{array}{ll}\text { Length of operand (in bytes) }=08 \\ & \text { Operand }=85 \mathrm{~A} 4 \mathrm{C} 719 \mathrm{FE} 06741 \mathrm{E}_{16} \\ \text { Number of shifts }=04\end{array}\right]\) Result: \(\begin{aligned} & \text { Shifted operand }=5 \mathrm{~A} 4 \mathrm{C} 719 \mathrm{FE} 06741 \mathrm{E} 0_{16} \\ & \\ & \text { This is the original operand shifted left four } \\ & \text { bits logically; the four least significant bits } \\ & \text { are all cleared. } \\ & \text { Carry }=0, \text { since the last bit shifted from the } \\ & \text { leftmost bit position was } 0 .\end{aligned}\)

\section*{Exit Conditions}

Operand shifted left logically by the specified number of bit positions (the least significant bit positions are filled with 0 's). The Carry flag is set from the last bit shifted out of the leftmost bit position. Carry is cleared if either the number of shifts or the length of the operand is 0 .
; ; ;

Name:
Multiple-Precision Logical Shift Left MPLSL
Operand shifted left filling the least significant bits with zeros CARRY: = Last bit shifted from most significant position
Registers used: AF, BC, DE
Time:
31 cycles overhead plus
((34 * length) +27 ) cycles per shift
Size: Program 21 bytes

MPLSL:
;EXIT IF NUMBER OF SHIFTS OR LENGTH OF OPERAND IS 0 ; QR CLEARS CARRY IN EITHER CASE
LD A,C

OR A
RET \(Z\);RETURN IF NUMBER OF SHIFTS IS 0
\(\operatorname{LD} \quad A, B\)
OR A
RET \(Z\);RETURN IF LENGTH OF OPERAND IS \(O\)
; LOOP ON NUMBER OF SHIFTS TO PERFORM
; \(A=\) LENGTH OF OPERAND
; \(C=\) NUMBER OF SHIFTS
; HL = ADDRESS OF LEAST SIGNIFICANT (FIRST) BYTE OF OPERAND ;CARRY \(=0\) INITIALLY FOR LOGICAL SHIFT
LOOF:
MPLSL:
\begin{tabular}{lll} 
LD & \(E, L\) & SAVE ADDRESS OF LSB \\
LD & \(\mathrm{B}, \mathrm{H}\) & \\
LD & \(B, A\) & B = LENGTH OF OPERAND \\
OR & \(A\) & CLEAR CARRY FOR LOGICAL SHIFT
\end{tabular}
\(\begin{array}{ll}\text { LD } & E, L \\ \text { LD } & D, H \\ \text { LD } & B, A \\ \text { OR } & A\end{array}\)
; SAVE ADDRESS OF LSB
; \(\mathrm{B}=\) LENGTH OF OPERAND
; CLEAR CARRY FOR LQGICAL SHIFT

; ..... ;
SAMPLE EXECUTION: ..... ;
 ..... ;
Sc7n:
\begin{tabular}{ll} 
LD & HL, AY \\
LD & \(B, S Z A Y\) \\
LD & C,SHIFTS \\
CALL & MPLSL
\end{tabular}
; HL = BASE ADDRESS OF OPERAND ; \(B=\) LENGTH OF OPERAND IN BYTES \(; C\) = NUMBER OF SHIFTS ; SHIFT
; RESULT OF SHIFTING EDCEA987654321H, 4 BITS IS
; [DCBA987654321OH, C=0
IN MEMORY AY \(=010 \mathrm{H}\)
\(A Y+1=032 \mathrm{H}\)
\(A Y+2=054 \mathrm{H}\)
\(A Y+3=076 \mathrm{H}\)
\(A Y+4=098 H\)
\(A Y+5=O B A H\) \(A Y+G=O D C H\)


\title{
Multiple-Precision Logical Shift Right \\ (MPLSR)
}

Shifts a multi-byte operand right logically by a specified number of bit positions. The length of the operand (in bytes) is 255 or less. The Carry flag is set from the last bit shifted out of the rightmost bit position. The operand is stored with its least significant byte at the lowest address.

Procedure: The program clears the Carry initially (to fill with a 0 bit) and then shifts the entire operand right one bit, starting with the most significant byte. It repeats the operation for the specified number of shifts.

Registers Used: AF, BC, DE, HL
Execution Time: NUMBER OF SHIFTS * \(35+34\) * LENGTH OF OPERAND IN BYTES) +59 cycles
Program Size: 26 bytes
Data Memory Required: None Special Cases:
1. If the length of the operand is 0 , the program exits immediately with the operand unchanged and the Carry flag cleared.
2. If the number of shifts is 0 , the program exits immediately with the operand unchanged and the Carry flag cleared.

\section*{Entry Conditions}

Base address of operand in HL
Length of operand in bytes in B
Number of shifts (bit positions) in C

\section*{Exit Conditions}

Operand shifted right logically by the specified number of bit positions. (The most significant bit positions are filled with 0's.)
The Carry flag is set from the last bit shifted out of the rightmost bit position. Carry is cleared if either the number of shifts or the length of the operand is 0 .

\section*{Examples}
\[
\begin{aligned}
& \text { 1. Data: } \begin{array}{l}
\text { Length of the operand (in bytes) }=08 \\
\text { Operand }=85 \mathrm{~A} 4 \mathrm{C} 719 \mathrm{FE} 06741 \mathrm{E}_{16} \\
\text { Number of shifts }=04
\end{array} \\
& \text { Result: } \text { Shifted operand }=085 \mathrm{~A} 4 \mathrm{C} 719 \mathrm{FE} 06741_{16} \\
& \text { This is the original operand shifted right } \\
& \text { four bits logically; the four most significant } \\
& \text { bits are all cleared. } \\
& \text { Carry=1, since the last bit shifted from the } \\
& \text { rightmost bit position was } 1 .
\end{aligned}
\]
2. Data: Length of operand (in bytes) \(=04\) Operand \(=3 \mathrm{~F} 6 \mathrm{~A} 42 \mathrm{D} 3_{16}\) Number of shifts \(=03\)
Result: \(\quad\) Shifted operand \(=07 \mathrm{ED}_{2} 85 \mathrm{~A}_{16}\)
This is the original operand shifted right three bits logically; the three most significant bits are all cleared.
Carry \(=0\), since the last bit shifted from the rightmost bit position was 0 .
; Title
Name: MPLSR ; ;
;
Purpose: Logical shift right a multi-byte operand Nbits;
Entry: Register pair \(H L=\) Base address of operand ;
    Register \(B=\) Length of operand in bytes;
    Register \(\mathrm{C}=\) Number af bits to shift
    The operand is stared with ARFAY[O] as its;
    least signifigant byte and ARRAY[LENGTH-1] ;
    its mast significant byte, where AFRAY ;
    is its base address.
Exit: Operand shifted right filling the most
    significant bits with zeras ;
    CARRY : = Last bit shifted from least ;
        significant pasition ;
    Registers used: AF, BC, IE,HL
Time: 59 cycles averhead plus
    ( (34 ; length) +35 ) cycles per shift ;
Size: Program 26 bytes
Title Multiple-Precision Lagical Shift Fight ;
\(;\)

(2) ;
;
size: Program 2s bytes if
\(;\)
;
;
MFLSR:


LOOF:

LSRLF:
\begin{tabular}{|c|c|c|c|}
\hline OR & A & ; CLEAR CARRY FOR LOGICAL SHIFT & \\
\hline LD & B, A & ; \(\mathrm{B}=\) LENGTH QF OFERAND & \\
\hline LD & E, L & ; SAVE ALILRESE OF MSE & \\
\hline LD & D, H & & \\
\hline ; ROTATE & BYTES STARTING & WITH MOST SIGNIFICANT & \\
\hline RR & (HL) & ; ROtate a byte right & \\
\hline DEC & HL & ; DECREMENT TO LESS SIGNIFICANT & BYTE \\
\hline D. INZ & LSRLP & & \\
\hline LD & L, E & ; RESTORE ADDRESS OF MEB & \\
\hline LD & H, I & & \\
\hline DEC & C & ; DECREMENT NIMMEER OF SHIFTS & \\
\hline , JR & NZ, LONF & & \\
\hline RET & & & \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{4}{|l|}{;} \\
\hline ; & & & \\
\hline ; & \multicolumn{3}{|l|}{SAMPLE EXECUTIIN:} \\
\hline \multicolumn{4}{|l|}{;} \\
\hline \multicolumn{4}{|l|}{;} \\
\hline \multicolumn{4}{|l|}{SC7E:} \\
\hline & LD & HL, AY & ; \(\mathrm{HL}=\) BASE ADDRESS OF OPERAND \\
\hline & LD & B, SZAY & ; \(\mathrm{E}=\) LENGTH OF OPERAND IN EYTES \\
\hline & LD & C, SHIFTS & : \(\mathrm{C}=\) NLIMBER OF SHIFTS \\
\hline & CALL & MPLSR & ; SHIFT \\
\hline & & & ; RESULT OF SHIFTING EDCEA987654321H, 4 BITS IS \\
\hline & & & ; IN MEMORY AY \(=032 \mathrm{H}\) \\
\hline & & & ; \(A Y+1=054 \mathrm{H}\) \\
\hline & & & ; \(A Y+2=076 \mathrm{H}\) \\
\hline & & & ; AY+3 \(=098 \mathrm{H}\) \\
\hline & & & ; \(A Y+4=O E A H\) \\
\hline & & & ; \(\quad A Y+5=O D I E H\) \\
\hline & & & ; \(A Y+G=O O E H\) \\
\hline & UR & SC7E & \\
\hline & ; DATA & SECTION & \\
\hline SZAY & EQU & 7 ; & ; LENGTH OF OFERAND IN EYTES \\
\hline SHIFTS & EQU & 4 ; & ; NUMEER OF SHIFTS \\
\hline AY: & DB & \(21 \mathrm{H}, 43 \mathrm{H}, 6\) & \(65 H, 87 \mathrm{H}, 0 \mathrm{~A} 9 \mathrm{H}, \mathrm{OCBH}, O E D H\) \\
\hline & END & & \\
\hline
\end{tabular}
;

LOK.

SC7E:

\section*{Multiple-Precision Rotate Right (MPRR)}

Rotates a multi-byte operand right by a specified number of bit positions as if the most significant bit and least significant bit were connected. The length of the operand (in bytes) is 255 or less. The Carry flag is set from the last bit shifted out of the rightmost bit position. The operand is stored with its least significant byte at the lowest address.
Procedure: The program shifts bit 0 of the least significant byte of the operand to the Carry flag and then rotates the entire operand right one bit, starting with the most significant byte. It repeats the operation for the specified number of rotates.

\footnotetext{
Registers Used: AF, BC, DE, HL, IX
Execution Time: NU MBER OF ROTATES * \((58+\) \(34 *\) LENGTH OF OPERAND IN BYTES \()+83\) cycles
Program Size: 33 bytes
Data Memory Required: None Special Cases:
1. If the length of the operand is 0 , the program exits immediately with the operand unchanged and the Carry flag cleared.
2. If the number of rotates is 0 , the program exits immediately with the operand unchanged and the Carry flag cleared.
}

\section*{Entry Conditions}

Base address of operand in HL
Length of operand in bytes in B
Number of rotates (bit positions) in C

\section*{Exit Conditions}

Operand rotated right logically by the specified number of bit positions (the most significant bit positions are filled from the least significant bit positions). The Carry flag is set from the last bit shifted out of the rightmost bit position. Carry is cleared if either the number of rotates or the length of the operand is 0 .

\section*{Examples}
1. Data: Length of operand (in bytes) \(=08\) Operand \(=85 \mathrm{~A} 4 \mathrm{C} 719 \mathrm{FE} 06741 \mathrm{E}_{16}\) Number of rotates \(=04\)
Result: \(\quad\) Rotated operand \(=\) E85A4C719FE06741 \(1_{16}\) This is the original operand rotated right four bits; the four most significant bits are equivalent to the original four least significant bits.
Carry \(=1\), since the last bit shifted from the rightmost bit position was 1 .
2. Data: Length of operand (in bytes) \(=04\)

Operand \(=3\) F6A42D3 16
Number of rotates \(=03\)
Result: \(\quad\) Rotated operand \(=67 \mathrm{ED}_{2} 85 \mathrm{~A}_{16}\) This is the original operand rotated right three bits; the three most significant bits are equivalent to the original three least significant bits.
Carry \(=0\), since the last bit shifted from the rightmost bit position was 0 .
\begin{tabular}{|c|c|}
\hline Title Name: & Multiple-Precision Rotate Right MPRF \\
\hline Purpose: & Rotate right a multi-byte operand \(N\) bits \\
\hline Entry: & \begin{tabular}{l}
Register pair HL = Ease address of operand \\
Register \(B=\) Length of operand in bytes \\
Register \(\mathrm{C}=\) Number of bits to rotate
\end{tabular} \\
\hline & The operand is stared with ARRAY[0] as its least significant byte and ARRAY[LENGiTH-1] its most significant byte, where ARRAY is its base address. \\
\hline Exit: & \begin{tabular}{l}
Operand rotated right \\
CARRY: \(=\) Last bit shifted from least significant position
\end{tabular} \\
\hline Registers used: & \(A F, B C, D E, H L, I X\) \\
\hline Time: & \begin{tabular}{l}
g3 cycles overhead plus \\
( 34 * length \()+58\) ) cycles per rotate
\end{tabular} \\
\hline Size: & Program 33 bytes \\
\hline
\end{tabular}

MPRR:


\section*{284}

LOGP:

\(;\)

    \(\operatorname{AR} \quad\) SC.7F
    ; DATA SECTION


END

\section*{Multiple-Precision Rotate Left}

Rotates a multi-byte operand left by a specified number of bit positions as if the most significant bit and least significant bit were connected. The length of the operand (in bytes) is 255 or less. The Carry flag is set from the last bit shifted out of the leftmost bit position. The operand is stored with its least significant byte at the lowest address.

Procedure: The program shifts bit 7 of the most significant byte of the operand to the Carry flag. It then rotates the entire operand left one bit, starting with the least significant byte. It repeats the operation for the specified number of rotates.

\footnotetext{
Registers Used: AF, BC, DE, HL, IX
Execution Time: NUMBER OF ROTATES * \((58+\) \(34 *\) LENGTH OF OPERAND IN BYTES) +104 cycles
Program Size: 35 bytes
Data Memory Required: None Special Cases:
1. If the length of the operand is 0 , the program exits immediately with the operand unchanged and the Carry flag cleared.
2. If the number of rotates is 0 , the program exits immediately with the operand unchanged and the Carry flag cleared.
}

\section*{Entry Conditions}

Base address of operand in HL
Length of operand in bytes in B
Number of rotates (bit positions) in C

\section*{Exit Conditions}

Operand rotated left the specified number of bit positions (the least significant bit positions are filled from the most significant bit positions). The Carry flag is set from the last bit shifted out of the leftmost bit position. Carry is cleared if either the number of rotates or the length of the operand is 0 .

\section*{Examples}
1. Data: Length of operand (in bytes) \(=08\)

Operand \(=85 \mathrm{~A} 4 \mathrm{C} 719 \mathrm{FE} 06741 \mathrm{E}_{16}\)
Number of rotates \(=04\)
Result: \(\quad\) Rotated operand \(=5 \mathrm{~A} 4 \mathrm{C} 719 \mathrm{FE} 06741 \mathrm{~EB}_{16}\)
This is the original operand rotated left four bits; the four least significant bits are equivalent to the original four most significant bits.
Carry \(=0\), since the last bit shifted from the leftmost bit position was 0 .
2. Data: Length of operand (in bytes) \(=04\)

Operand \(=3 F 6 A 42 D 3_{16}\)
Number of rotates \(=03\)
Result: \(\quad\) Rotated operand \(=\) FB521699 \({ }_{16}\)
This is the original operand rotated left three bits; the three least significant bits are equivalent to the original three most significant bits.
Carry \(=1\), since the last bit shifted from the leftmost bit position was 1 .

\section*{286}
\begin{tabular}{|c|c|}
\hline & ; \\
\hline Multiple-Precision Rotate Left & ; \\
\hline MPRL & ; \\
\hline & ; \\
\hline & ; \\
\hline & ; \\
\hline Rotate left a multi-byte operand N bits & ; \\
\hline Fegister pair HL = Eiase address of operand & ; \\
\hline Register \(B=\) Length of operand in bytes & \% \\
\hline Register \(\mathrm{C}=\) Number of bits torotate & ; \\
\hline The operand is stored with ARRAY[0] as its & ; \\
\hline legst significant byte and ARFAY[LEN[iTH-1] & \% \\
\hline its most significant byte, where ARRAY & ; \\
\hline is its base address. & ; \\
\hline Dperand rotated left & ; \\
\hline CARRY: \(=\) Last bit shifted frorn most & ; \\
\hline significant pasition & ; \\
\hline \(A F, E C, I E, H L, I X\) & ; \\
\hline 104 cyisles gverhead plus & ; \\
\hline ( (34 \% length) +58 ) cycles per rotate & ; \\
\hline Pragram 35 bytes & \(\stackrel{\square}{7}\) \\
\hline
\end{tabular}

MPRL:

```

            ;CARRY = MOST SIGNIFICANT BIT OF ENTIRE OPERAND
    LOQP:

| LI | B, ( $I X+0)$ | ; GET MIST SIGNIFICANT BYTE |
| :---: | :---: | :---: |
| FL | E | ; CARFY $=$ BIT 7 OF MSE |
| LII | E, A | ; $\mathrm{E}=$ LENGTH OF DFERAND IN EYTES |
| LD | E, L | ; GAVE ALDRESS OF LSE |

LE E,H
;ROTATE BYTES LEFT STARTING WITH LEAST SIGNIFICANT
RLLF:

| RL | (HL) | ;ROTATE A EYTE LEFT |
| :--- | :--- | :--- |
| INC | HL | ;INCREMENT TO MORE SIGNIFICANT BYTE |
| DUNZ | RLLP | ;RESTORE ADDRESS OF LSB |
| LD | L,E |  |
| LD | $H, D$ | ;DECREMENT NUMBER OF ROTATES |
| DEC | $C$ |  |
| IR | NZ,LOOP |  |

```
;;
SAMPLE EXECUTIIN: ..... ;
;

SC76:
\begin{tabular}{ll} 
LD & B, SZAY \\
LD & C, ROTATS \\
CALL & MFRL
\end{tabular}; \(\mathrm{HL}=\) BASE ALIDRESS OF OPERAND; \(\mathrm{B}=\mathrm{LENGTH}\) OF OFERAND IN EYTES\(; C=\) NUMBER OF ROTATES
CALL MFRL ;ROTATE
                                    ; RESULT OF FOTATING EDCBA987654321H, 4 BITS IS
                                    ; \(\operatorname{DCBA987654321EH,~} \mathrm{C}=0\)
                                    IN MEMORY AY \(=01 E H\)
                                    \(A Y+1=032 H\)
                                    \(A Y+2=054 \mathrm{H}\)
                                    \(A Y+3=076 H\)
                                    \(A Y+4=09 \Omega H\)
                                    \(A Y+5=O E A H\)
                                    \(A Y+G=O D C H\)
            UR SC70
            ; DATA SECTIDN
SZAY EQU 7 ;LENGTH OF OPERAND IN BYTES
ROTATS EQU 4 ; NUMBER OF ROTATES
AY: \(\quad \mathrm{BE} \quad 21 \mathrm{H}, 43 \mathrm{H}, 65 \mathrm{H}, 87 \mathrm{H}, \mathrm{OA} 9 \mathrm{H}, \mathrm{OCBH}, \mathrm{OEDH}\)
END

Compares two strings and sets the Carry and Zero flags appropriately. The Zero flag is set to 1 if the strings are identical and to 0 otherwise. The Carry flag is set to 1 if the string with the base address in DE (string 2) is larger than the string with the base address in HL (string 1); the Carry flag is set to 0 otherwise. The strings are a maximum of 255 bytes long and the actual characters are preceded by a byte containing the length. If the two strings are identical through the length of the shorter, the longer string is considered to be larger.
Procedure: The program first determines which string is shorter from the lengths that precede the actual characters. It then compares the strings one byte at a time through the length of the shorter. The program exits with the flags set if it finds corresponding bytes that differ. If the strings are the same through the length of the

Registers Used: AF, BC, DE, HL Execution Time:
1. If the strings are not identical through the length of the shorter, the time is \(91+60 *\) NUMBER OF CHARACTERS COMPARED. If, for example, the routine compares five characters before finding a disparity, the execution time is
\[
91+60 * 5=91+300=391 \text { cycles }
\]
2. If the strings are identical through the length of the shorter, the time is \(131+60 *\) LENGTH OF SHORTER STRING. If, for example, the shorter string is eight bytes long, the execution time is
\(131+60 * 8=131+480=611\) cycles
Program Size: 32 bytes
Data Memory Required: Two bytes anywhere in RAM for the lengths of the strings (addresses LENS1 and LENS2).
shorter, the program sets the flags by comparing the lengths.

\section*{Entry Conditions}

Base address of string 2 in DE Base address of string 1 in HL

\section*{Exit Conditions}

Flags set as if string 2 had been subtracted from string 1 . If the strings are the same through the length of the shorter, the flags are set as if the length of string 2 had been subtracted from the length of string 1 .

Zero flag \(=1\) if strings are identical, 0 if they are not.

Carry flag \(=1\) if string 2 is larger than string 1,0 if they are identical or string 1 is larger. If the strings are the same through the length of the shorter, the longer one is considered to be larger.

\section*{Examples}
1. Data: \begin{tabular}{l} 
String \(I=05^{\circ}\) PRINT' \((05\) is the length of the \\
string \()\) \\
String \(2=03^{\prime}\) END' \(^{\prime}(03\) is the length of the \\
string \()\)
\end{tabular} Result: \begin{tabular}{l} 
Zero flag \(=0\) (strings are not identical) \\
Carry flag \(=0\) (string 2 is not larger than \\
string 1\()\)
\end{tabular}
2. Data: String \(1=05^{\circ}\) PRINT' \((05\) is the length of the string)
String \(2=02^{\prime} \mathrm{PR}^{\prime}(02\) is the length of the string)
Result: Zero flag \(=0\) (strings are not identical) Carry flag \(=0\) (string 2 is not larger than string 1)

The longer string (string 1) is considered to be larger. If you want to determine whether string 2 is an abbreviation of string 1 , you could use Subroutine 8C (Find the Position of a Substring) and determine whether string 2 was part of string 1 and started at the first character.

We are assuming here that the strings consist
3. Data: \(\quad\)\begin{tabular}{l} 
String \(1=05^{\prime}\) PRINT' \((05\) is the length of the \\
string \()\) \\
String \(2=06^{\prime}\) SYSTEM \(^{\prime}(06\) is the length of \\
the string \()\)
\end{tabular}
Result: \(\quad\)\begin{tabular}{l} 
Zero flag \(=0\) (strings are not identical) \\
Carry flag \(=1\) (string 2 is larger than string 1)
\end{tabular}
of ASCII characters. Note that the byte preceding the actual characters contains a hexadecimal number (the length of the string), not a character. We have represented this byte as two hexadecimal digits in front of the string. The string itself is shown surrounded by single quotation marks. These serve only to delimit strings in the examples; they are not actually part of the data. This format is used to display string data in the examples throughout this chapter.

This routine treats spaces like other characters. If, for example, the strings are ASCII, the routine will find that SPRINGMAID is larger than SPRING MAID, since an ASCII M (4D \(\mathrm{D}_{16}\) ) is larger than an ASCII space \(\left(20_{16}\right)\).
\begin{tabular}{|c|c|c|}
\hline ; & & \\
\hline ; & & \\
\hline ; & & \\
\hline ; & & \\
\hline ; & Title & String compare \\
\hline & Name: & STRCMP \\
\hline ; & & \\
\hline ; & & \\
\hline ; & & \\
\hline ; & Purpose: & Compare 2 strings and return \(C\) and \(Z\) flags set \\
\hline ; & & or cleared \\
\hline ; & & \\
\hline ; & Entry: & Register pair HL = Base address of string 1 \\
\hline & & Register pair DE = Base address of string 2 \\
\hline ; & & \\
\hline ; & & A string is a maximum of 255 bytes long plus \\
\hline ; & & a length byte which precedes it. \\
\hline ; & & \\
\hline
\end{tabular}

\section*{290}


STRCMF:
; DETERMINE WHICH STRING IS SHORTER
; LENGTH OF SHORTER = NUMBER OF BYTES TO COMPARE
LD \(A,(H L)\);SAVE LENGTH OF STRING 1
LD (LENS1), A
LD \(\quad\), (DE) :SAVE LENGTH OF STRING 2
LD (LENS2), A
CP (HL) ;COMPARE TO LENGTH OF STRING 1
JR C,BEGCMP ;ULMP IF STRING 2 IS SHORTER
LD \(A\), (HL) ;ELSE STRING 1 IS SHORTER
; COMPARE STRINGS THROUGH LENGTH OF SHORTER
BEGCMF:
\begin{tabular}{lll} 
OR & A & ;TEST LENGTH OF SHORTER STRING \\
IR & \(Z\), CMPLEN & ;COMPARE LENGTHS \\
& & ;IF LENGTH IS ZERO \\
LD & \(B, A\) & B NUMBER OF BYTES TO COMPARE \\
EX & DE,HL & DE \(=\) STRING 1
\end{tabular}

CMPLP:
\begin{tabular}{lll} 
INC: & HL & ; INCREMENT TO NEXT BYTES \\
INC & DE & ;GET A BYTE OF STRING 1 \\
LD & A, (DE) & ;COMPARE TO BYTE OF STRING 2 \\
CP & (HL) & ;RETURN WITH FLAGS SET IF BYTES \\
RET & NZ & ; NOT EQUAL \\
& & ;CONTINUE THROUGH ALL BYTES
\end{tabular}
;STRINGS SAME THROUGH LENGTH OF SHORTER
: SO USE LENGTHS TO SET FLAGS
C.MPLEN: LD A, (LENS1) ;COMPARE LENGTHS

LD HL,LENS2
CP (HL)
RET :RETURN WITH FLAGS SET OR CLEARED
; DATA
LENS1: DS 1 :LENGTH OF STRING 1
LENS2: DS 1 ;LENGTH OF STRING 2


Combines (concatenates) two strings, placing the second immediately after the first in memory. If the concatenation produces a string longer than a specified maximum, the program concatenates only enough of string 2 to give the combined string its maximum length. The Carry flag is cleared if all of string 2 can be concatenated or set to 1 if part of string 2 must be dropped. Both strings are a maximum of 255 bytes long and the actual characters are preceded by a byte containing the length.
Procedure: The program uses the length of
string 1 to determine where to start adding characters and the length of string 2 to determine how many characters to add. If the sum of the lengths exceeds the maximum, the program indicates an overflow and reduces the number of characters it must add (the number is the maximum length minus the length of string 1). It then moves the appropriate number of characters from string 2 to the end of string 1 , updates the length of string 1 , and sets the Carry flag to indicate whether any characters were discarded.

Registers Used: AF, BC, DE, HL
Execution Time: Approximately 21 * NUMBER OF CHARACTERS CONCATENATED plus 288 cycles overhead. NUMBER OF CHARACTERS CONCATENATED is normally the length of string 2 , but it will be the maximum length of string 1 minus its current length if the combined string would be too long. If, for example, NUMBER OF CHARACTERS CONCATENATED is \(14_{16}\left(20_{10}\right)\), the execution time is
\[
21 * 20+288=420+288=708 \text { cycles }
\]

Program Size: 83 bytes
Data Memory Required: Five bytes anywhere in RAM for the base address of string 1 ( 2 bytes starting at address S1ADR), the lengths of the strings (addresses SILEN and S2LEN), and a flag that
indicates whether the combined strings overflowed (address STRGOV).

\section*{Special Cases:}
1. If concatenating would make the string longer than its specified maximum length, the program concatenates only enough of string 2 to reach the maximum. If any of string 2 must be truncated, the Carry flag is set to 1 .
2. If string 2 has a length of 0 , the program exits with the Carry flag cleared (no errors) and string 1 unchanged. That is, a length of 0 for either string is interpreted as 0 , not as 256 .
3. If the original length of string 1 exceeds the specified maximum, the program exits with the Carry flag set to 1 (indicating an error) and string I unchanged.

\section*{Entry Conditions}

Base address of string 2 in DE
Base address of string 1 in HL Maximum length of string 1 in \(B\)

\section*{Exit Conditions}

String 2 concatenated at the end of string 1 and the length of string 1 increased appropriately. If the resulting string would exceed the maximum length, only the part of string 2 that would give string 1 its maximum length is concatenated. If any part of string 2 must be dropped, the Carry flag is set to 1 . Otherwise, the Carry flag is cleared.

\section*{Examples}
1. Data: Maximum length of string \(1=0 \mathrm{E}_{16}=14_{10}\) String \(1=07^{\prime} \mathrm{JOHNSON}\) ' \((07\) is the length of the string)
String \(2=05^{\circ}\), DON \(^{\prime}(05\) is the length of the string)
Result: \(\quad\) String \(\mathrm{I}=0 \mathrm{C}^{\bullet} \mathrm{JOHNSON}, \mathrm{DON}^{\prime}\left(0 \mathrm{C}_{16}=12_{10}\right.\) is the length of the combined string with string 2 placed after string 1)
Carry \(=0\), since the concatenation did not produce a string exceeding the maximum length.

Note that we are representing the initial byte (containing the length of the string) as two hexadecimal digits in both examples.
2. Data: String \(1=07^{\prime} \mathrm{JOHNSON}{ }^{\prime}(07\) is the length of the string)
String 2 \(=09^{`}\), RICHARD \(^{\prime}(09\) is the length of the string)
Result: String \(\mathrm{I}=0 \mathrm{E}^{\star} \mathrm{JOHNSON}, \mathrm{RICHA}^{\prime}\left(0 \mathrm{E}_{16}=\right.\) \(14_{10}\) is the maximum length allowed, so the last two characters of string 2 have been dropped)
Carry \(=1\), since the concatenation produced a string longer than the maximum length.
;;-;
\begin{tabular}{|c|c|}
\hline & \\
\hline Title Name: & String Concatenation CONCAT \\
\hline & \\
\hline & \\
\hline Purpose: & Concatenate 2 strings into one string \\
\hline \multirow[t]{2}{*}{Entry:} & \begin{tabular}{l}
Register pair HL = Base address of string 1 \\
Register pair \(D E=\) Base address of string 2 \\
Register \(B=\) Maximum length of string 1
\end{tabular} \\
\hline & A string is a maximum of 255 bytes long plus a length byte which precedes it. \\
\hline \multirow[t]{9}{*}{Exit:} & String \(1:=\operatorname{string} 1\) concatenated with string 2 If no errors then CARRY \(:=0\) \\
\hline & \[
\begin{aligned}
& \text { else } \\
& \text { begin }
\end{aligned}
\] \\
\hline & CARRY:=1 \\
\hline & if the concatenation makes string 1 too \\
\hline & long, concatenate only enough of string 2 \\
\hline & to give string 1 its maximum length. \\
\hline & if length(stringi) > maximum length then \\
\hline & no concatenation is done \\
\hline & end; \\
\hline
\end{tabular}
String Concatenation\(;\)
Name: CONCAT ..... \(;\)
*Entry:
Register pair \(D E=\) Base address of string 2 ..... ;(;
A string byte which preoedes it\(;\)
String \(1:=\) string 1 concatenated with string \(z\);
CARRY: \(=0\) ..... ;
begin ..... ;
;
long, concatenate only enough of string ..... ;if length(stringi) \(>\) maximum length then ;
;end;
\begin{tabular}{lll}
\(;\) & Registers used: \(A F, B C, D E, H L\) \\
\(;\) & Time: & Approximately \(21 *\) (length of string 2\()\) cycles \(;\) \\
\(;\) & Plus 288 cycles overhead \\
\(;\) & Program 83 bytes \\
\(;\) & Data \(\quad 5\) bytes \\
\(;\) & &
\end{tabular}

\section*{CONCAT:}
- DETERMINE WHERE TO START CONCATENATING
;CONCATENATION STARTS AT THE END OF STRING 1
;END OF STRING \(1=\) BASE 1 + LENGTH1 + 1 , WHERE
THE EXTRA 1 MAKES UP FOR THE LENGTH BYTE
; NEW CHARACTERS COME FROM STRING 2, STARTING AT
; BASE2 + 1 (SKIPPING QVER LENGTH BYTE)
LD (SIADR),HL ;SAVE ADDRESS OF STRING 1
PLISH BC ; SAVE MAXIMLM LENGTH OF STRING 1

LD \(A,(H L)\);SAVE LENGTH OF STRING 1
\(\begin{array}{ll}\text { LD } & (S 1 L E N), A \\ \text { LD } & \text { C.A }\end{array} \quad\) END \(1=\) BASE \(1+\) LENGTH \(1+1\)
LD B,O
ADD HL,EC
INC HL :HL = START OF CONEATENATION
LD A,(DE) :SAVE LENGTH OF STRING 2
\(\begin{array}{ll}\text { LD } \\ \text { INC } & \text { DE } \\ \text { SOLEN), A }\end{array} ; D E=\) FIRST CHARACTER OF STRING 2
POP BC ;RESTORE MAXIMUM LENGTH
; DETERMINE HOW MANY CHARACTERS TO COINCATENATE
LD C.A ;ADD LENGTHS OF STRINGS

LD A, (SILEN)
ADD A,C
IR C.TOOLNG UIIMP IF SUM EXCEEDS 255
CP B ;COMPARE TO MAXIMUM LENGTH
IR \(Z\),LENOK ;ULIMP IF NEW STRING IS MAX LENGTH
JR C,LENOK: OR LESS
; COMBINED STRING IS TOO LONG
; INDICATE A STRING QVERFLOW, STRGOV: = OFFH
; NUMBER OF CHARACTERS TO CONCATENATE = MAXLEN - SILEN
; LENGTH OF STRING \(1=\) MAXIMUM LENGTH
TOOLNG:
\begin{tabular}{|c|c|c|}
\hline LD & A, OFFH & ; IndIcate string overflow \\
\hline LD & (STRGOU), A & \\
\hline LD & A, (SILEN) & ; CALCulate maxLen - SILEN \\
\hline LD & C, A & \\
\hline LD & A, B & \\
\hline SUB & C & \\
\hline RET & c. & ; Exit if original string too lang \\
\hline LD & (S2LEN), A & ; CHANGE S2LEN TO MAXLEN - SILEN \\
\hline LD & A, B & ;LENGTH OF STRING 1 = MAXIMUM \\
\hline LD & (SILEN), A & \\
\hline UR & DOCAT & ;PERFORM CONCATENATION \\
\hline
\end{tabular}


SAMPLE EXECUTION:

SC8B:
\begin{tabular}{|c|c|c|}
\hline LD & HL, S1 & ; HL = BASE ADDRESS OF S 1 \\
\hline LD & DE, 52 & ; \(\mathrm{DE}=\mathrm{BASE}\) ADDRESS OF S2 \\
\hline LD & \(\mathrm{B}, 2 \mathrm{OH}\) & ; \(\mathrm{B}=\) MAXIMUM LENGTH OF STRING 1 \\
\hline CALL & CONCAT & ; CONCATENATE STRINGS \\
\hline JR & SC8B & \begin{tabular}{l}
; RESULT OF CONCATENATING \\
; "LASTNAME" AND ", FIRSTNAME" \\
; IS S1 = 13 H , "LASTNAME, FIRSTNAME"
\end{tabular} \\
\hline \begin{tabular}{l}
; TEST DB \\
DB
\end{tabular} & DATA, CHANGE FOR 8 H LASTNAME & OTHER VALLIES
; LENGTH OF \(81 \quad\), 32 BYTE MAX LENGTH \\
\hline
\end{tabular}

296 STRING MANIPULATION
S2: \begin{tabular}{lll}
DB & \(O B H\) \\
DB & \(\because\) FIRSTNAME \\
END
\end{tabular}

\section*{Find the Position of a Substring (POS)}

Searches for the first occurrence of a substring within a string. Returns the index at which the substring starts if it is found and 0 if it is not found. The string and the substring are both a maximum of 255 bytes long, and the actual characters are preceded by a byte containing the length. Thus, if the substring is found, its starting index cannot be less than 1 or more than 255.

Procedure: The program searches the string for the substring until either it finds the substring or the remaining part of the string is shorter than the substring and hence cannot possibly contain it. If the substring is not in the string, the program clears the accumulator; otherwise, the program places the starting index of the substring in the accumulator.

Registers Used: AF, BC, DE, HL
Execution Time: Data-dependent, but the overhead is 157 cycles, each successful match of 1 character takes 56 cycles, and each unsuccessful match of 1 character takes 148 cycles. The worst case is when the string and substring always match except for the last character in the substring, such as

String \(=\) ' AAAAAAAAB '
Substring \(=\) 'AAB'
The execution time in that case is
(STRING LENGTH - SUBSTRING LENGTH \(+1) *(56 *(S U B S T R I N G\) LENGTH -1\()+\) 148) +154

If, for example, STRING LENGTH \(=9\) and SUBSTRING LENGTH \(=3\) (as in the case shown), the execution time is
\((9-3+1) *(56 *(3-1)+148)+154=7 * 260+\) \(154=1820+154=1974\) cycles
Program Size: 69 bytes
Data Memory Required: Seven bytes anywhere in RAM for the base address of the string ( 2 bytes
starting at address STRING), the base address of the substring ( 2 bytes starting at address SUBSTG), the length of the string (address SLEN), the length of the substring (address SUBLEN), and the current starting index in the string (address INDEX).

\section*{Special Cases:}
1. If either the string or the substring has a length of 0 , the program exits with 0 in the accumulator, indicating that it did not find the substring.
2. If the substring is longer than the string, the program exits with 0 in the accumulator, indicating that it did not find the substring,
3. If the program returns an index of 1 , the substring may be regarded as an abbreviation of the string. That is, the substring occurs in the string, starting at the first character. A typical example would be a string PRINT and a substring PR.
4. If the substring occurs more than once in the string, the program will return only the index to the first occurrence (the occurrence with the lowest starting index).

\section*{Entry Conditions}

Base address of substring in DE
Base address of string in HL

\section*{Exit Conditions}

A contains index at which first occurrence of substring starts if it is found and contains 0 if substring is not found.

\section*{298 STRING MANPULATION}

\section*{Examples}
1. Data: String \(=1 D^{`} E N T E R\) SPEED IN MILES PER HOUR' \(\left(1 D_{16}=29_{10}\right.\) is the length of the string)
Substring \(=05^{\prime}\) MILES' ( 05 is the length of the substring)
Result: A contains \(10_{16}\left(16_{10}\right)\), the index at which the substring 'MILES' starts.
2. Data: \(\quad\) String \(=1\) B'SALES FIGURES FOR JUNE
\(1981^{\prime}\left(1 \mathrm{~B}_{16}=27_{10}\right.\) is the length of the string \()\)
Substring \(=04^{4} \mathrm{JUNE}{ }^{\prime}(04\) is the length of the substring)
Result: A contains \(13_{16}\left(19_{10}\right)\), the index at which the substring ‘JUNE’ starts.
3. Data: String \(=10^{\circ} \mathrm{LETY}=\mathrm{X} 1+\mathrm{R} 7^{\prime}\left(10_{16}=16_{10}\right.\) is the length of the string)
Substring \(=02^{\prime} R 4^{\prime}(02\) is the length of the substring)
Result: A contains 0 , since the substring ' R 4 ' does not appear in the string LET Y1 \(=\mathrm{X} 1+\mathrm{R} 7\).
4. Data: String \(=07^{\circ}\) RESTORE' \((07\) is the length of the string)
Substring \(=03^{\circ} \mathrm{RES}^{\prime}(03\) is the length of the substring)
Result: A contains 1, the index at which the substring 'RES' starts. An index of 1 indicates that the substring could be an abbreviation of the string. Interactive programs, such as BASIC intepreters and word processors, often use such abbreviations to save on typing and storage.


POS:
;SET UP TEMPORARIES
; EXIT IF STRING OR SUBSTRING HAS ZERO LENGTH
LD (STRING), HL ;SAVE STRING ADDRESS
EX DE,HL
LD A, (HL) ;TEST LENGTH OF Slubstring
OR A
UR Z,NOTFND ;EXIT IF LENGTH OF SUBSTRING \(=0\)
INC HL ;MOVE FAST LENGTH EYTE OF SUBSTRING
LD (SUESTG),HL :SAVE SUBSTRING ADDRESS
LD (SUBLEN),A
LD C,A \(; C=\) SUBSTRING LENGTH
LD \(A_{\text {, (DE }}\);TEST LENGTH OF STRING
OR A
UR \(\quad Z\),NOTFND ;EXIT IF LENGTH OF STRING \(=0\)
; NUMBER OF SEARCHES = STRING LENGTH - SUBSTRING LENGTH
; + 1. AFTER THAT, NO USE SEARCHING since there aren \({ }^{\prime}\) T
; ENOUGH CHARACTERS LEFT TO HOLD SUBSTRING
;
; IF SURSTRING IS LONGER THAN STRING, EXIT IMMEDIATELY AND
; INDICATE SURSTRING NOT FOLING
SUB \(C\); A = STRING LENGTH - SURSTRING LENGTH
IR C, NOTFND ;EXIT IF STRING SHORTER THAN SURSTRING
INC A ;COUNT \(=\) DIFFERENCE IN LENGTHS +1
LD B,A
SUB \(A\);initial starting index \(=0\)
LD (INDEX),A
; SEARCH UNTIL REMAINING STRING SHORTER THAN SUBSTRING
SLFI:
\begin{tabular}{lll} 
LD & HL, INDEX & ; INCREMENT STARTING INDEX \\
INC & (HL) & \\
LD & HL, SUBLEN & \(; C=\) LENGTH of SUBSTRING \\
LD & \(C\), (HL) &
\end{tabular}

; SAMPLE EXECUTION:

SC8C:
\begin{tabular}{lll} 
LD & HL, STG & \(; H L=\) BASE ADDRESS OF STRING \\
LD & DE,SSTG & ;DE \(=\) BASE ADDRESS OF SUBSTRING \\
CALL & POS & \\
& & \\
& & FIND POSITION OF SUBSTRING \\
& & SEARCHING "AAAAAAAAAB" FOR "AAB" \\
& & RESULTS IN REGISTER A \(=8\)
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline & JR & Sc8c & \multicolumn{5}{|l|}{; LOOP FOR ANOTHER TEST} \\
\hline \multirow{3}{*}{STG:} & ; TEST & DATA, CHANGE FOR & \multicolumn{5}{|l|}{OTHER VALUES} \\
\hline & DB & OAH & ; LENGTH OF & STRING & & & \\
\hline & [1B & AAAAAAAAAB & & - 32 & BYTE & MAX & LENGTH \\
\hline \multirow[t]{3}{*}{SSTG:} & DB & 3 H & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{- LENGTH OF SUBSTRING}} & & & \\
\hline & DB & \({ }^{\prime} \mathrm{AAB}\) & & & BYTE & MAX & LENGTH \\
\hline & END & & & & & & \\
\hline
\end{tabular}

\section*{Copy a Substring from a String (COPY)}

Copies a substring from a string, given a starting index and the number of bytes to copy. The strings are a maximum of 255 bytes long, and the actual characters are preceded by a byte containing the length. If the starting index of the substring is 0 (that is, the substring would start in the length byte) or is beyond the end of the string, the substring is given a length of 0 and the Carry flag is set to 1 . If the substring would exceed its maximum length or would extend beyond the end of the string, then only the maximum number or the available number of characters (up to the end of the string) is placed in the substring, and the Carry flag is set to 1. If the substring can be formed as specified, the Carry flag is cleared.

Procedure: The program exits immediately if the number of bytes to copy, the maximum length of the substring, or the starting index is 0 . It also exits immediately if the starting index exceeds the length of the string. If none of these conditions holds, the program checks if the number of bytes to copy exceeds either the maximum length of the substring or the number of characters available in the string. If either is exceeded, the program reduces the number of bytes to copy appropriately. It then copies the proper number of bytes from the string to the substring. The program clears the Carry flag if the substring can be formed as specified and sets the Carry flag if it cannot.

Registers Used: AF, BC, DE, HL
Execution Time: Approximately 21 * NUMBER OF BYTES COPIED plus 237 cycles overhead. NUMBER OF BYTES COPIED is the number specified if no problems occur, or the number available, or the maximum length of the substring if copying would extend beyond either the string or the substring. If, for example, NUMBER OF BYTES COPIED \(=12_{10}\) \(\left(0 \mathrm{C}_{16}\right)\), the execution time is
\(21 * 12+237=252+237=489\) cycles
Program Size: 73 bytes
Data Memory Required: Two bytes anywhere in RAM for the maximum length of the substring (address MAXLEN) and an error flag (address CPYERR)

\section*{Special Cases:}
1. If the number of bytes to copy is 0 , the program assigns the substring a length of 0 and clears the Carry flag, indicating no errors
2. If the maximum length of the substring is 0 , the program assigns the substring a length of 0 and sets the Carry flag to 1 , indicating an error.
3. If the starting index of the substring is 0 , the program assigns the substring a length of 0 and sets the Carry flag to 1 , indicating an error.
4. If the source string does not even reach the specified starting index, the program assigns the substring a length of 0 and sets the Carry flag to 1 , indicating an error.
5. If the substring would extend beyond the end of the source string, the program places all the available characters in the substring and sets the Carry flag to 1 , indicating an error. The available characters are the ones from the starting index to the end of the string.
6. If the substring would exceed its specified maximum length, the program places only the specified maximum number of characters in the substring. It sets the Carry flag to 1 , indicating an error.

\section*{Entry Conditions}

Base address of substring in DE
Base address of string in HL Number of bytes to copy in B

Starting index to copy from in C Maximum length of substring in A

\section*{Exit Conditions}

Substring contains characters copied from string. If the starting index is 0 , the maximum length of the substring is 0 , or the starting index is beyond the length of the string, the substring will have a length of 0 and the Carry flag will be set to 1. If
the substring would extend beyond the end of the string or would exceed its specified maximum length, only the available characters from the string (up to the maximum length of the substring) are copied into the substring; the Carry flag is set in this case also. If no problems occur in forming the substring, the Carry flag is cleared.

\section*{Examples}
\begin{tabular}{|c|c|}
\hline 1. Data: & \[
\begin{aligned}
& \text { String }=10^{\prime} \text { LET Y1 }=\mathrm{R} 7+\mathrm{X} 4^{\prime} \\
& \quad\left(10_{16}=16_{10} \text { is the length of the string }\right) \\
& \text { Maximum length of substring }=2 \\
& \text { Number of bytes to copy }=2 \\
& \text { Starting index }=5
\end{aligned}
\] \\
\hline \multirow[t]{2}{*}{Result:} & \begin{tabular}{l}
Substring \(=02^{\circ} \mathrm{Y} 1^{\prime}(2\) is the length of the substring) \\
Two bytes from the string were copied, starting at character \#5 (that is, characters 5 and 6)
\end{tabular} \\
\hline & Carry \(=0\), since no problems occurred in forming the substring. \\
\hline 2. Data: & \begin{tabular}{l}
String \(=0 \mathrm{E}^{\prime} 8657\) POWELL ST' \\
\(\left(0 \mathrm{E}_{16}=14_{10}\right.\) is the length of the string) \\
Maximum length of substring \(=10_{16}=16_{10}\) \\
Number of bytes to copy \(=0 \mathrm{D}_{16}=13_{10}\) \\
Starting index \(=6\)
\end{tabular} \\
\hline \multirow[t]{2}{*}{Result:} & Substring \(=09^{\circ}\) POWELL ST' \((09\) is the length of the substring) \\
\hline & Carry \(=1\), since there were not enough characters available in the string to provide the specified number of bytes to copy. \\
\hline
\end{tabular}
3. Data: String \(=16^{\prime} 9414\) HEGENBERGER DRIVE' ( \(16_{16}=22_{10}\) is the length of the string) Maximum length of substring \(=10_{16}=16_{10}\) Number of bytes to copy \(=11_{16}=17_{10}\) Starting index \(=6\)
Result: Substring \(=10^{\circ}\) HEGENBERGER DRIV \({ }^{\prime}\) ( \(10_{16}=16_{10}\) is the length of the substring) Carry \(=1\), since the number of bytes to copy exceeded the maximum length of the substring.
;
\begin{tabular}{|c|c|}
\hline Furpase: & Copy a substring from a string given a starting index and the number of bytes \\
\hline \multirow[t]{10}{*}{Entry:} & Register pair HL = Address of source string \\
\hline & Register pair LE \(=\) Address of destination string \\
\hline & Register \(A=\) Maximum length of destination \\
\hline & string \\
\hline & Register \(B=\) Number of bytes to copy \\
\hline & Register \(\mathrm{C}=\) Starting index into source string \\
\hline & Index of 1 is first character of \\
\hline & string \\
\hline & A string is a maximum of 255 bytes long plus \\
\hline & a length byte which preaedes it. \\
\hline \multirow[t]{17}{*}{Exit:} & Destination string: \(=\) The substring from the \\
\hline & string. \\
\hline & if no errors then \\
\hline & C ARFiY: \(=0\) \\
\hline & else \\
\hline & begin \\
\hline & the follawing conditions eause an \\
\hline & error and the CARFY flag \(=1\). \\
\hline & if (index \(=0\) ) or (maxlen \(=0\) ) or \\
\hline & (index \(>\) length(scuree)) then \\
\hline & the destination string will have a zerg \\
\hline & length. \\
\hline & if (index + count - 1) > length(scurce) \\
\hline & then \\
\hline & the destination string becames everything \\
\hline & fram index to the end of scuree string. \\
\hline & END; \\
\hline \multirow[t]{2}{*}{Registers used:} & AF, EC, LIE, HL \\
\hline & \\
\hline \multirow[t]{2}{*}{Time:} & Approximately (21 * count) cycles plus 237 \\
\hline & cycles overhead. \\
\hline \multirow[t]{4}{*}{Size:} & Program 73 bytes \\
\hline & Mata 2 bytes \\
\hline & \\
\hline & \\
\hline
\end{tabular}
 \(\%\) \(;\)

COPY:

\begin{tabular}{ll} 
RET \(Z\) & \(:\) EXIT WITH NO ERRORS \\
& \(;\) CARRY \(=0\)
\end{tabular}
\begin{tabular}{lll}
; IF MAXIMUM LENGTH IS 0 , TAKE ERROR EXIT \\
LD & A, (MAXLEN) & ;TEST MAXIMUM LENGTH \\
OR & \(A\) & \\
IR & \(Z\), EREXIT & ;ERROR EXIT IF MAX LENGTH IS O
\end{tabular}
; IF STARTING INDEX IS ZERO, TAKE ERROR EXIT
LD A,C ; TEST STARTING INDEX
OR A

IR \(Z, E R E X I T\) ERROR EXIT IF INDEX IS \(O\)
```

; IF STARTING INDEX IS GREATER THAN LENGTH OF SOURCE
; STRING, TAKE ERROR EXIT

| LD | A, (HL. | :GET LENGTH OF SOURCE STRING |
| :--- | :--- | :--- |
| CP | $C$ | ;COMPARE TO STARTING INDEX |
| RET | $C$ | ERROR EXIT IF LENGTH LESS THAN INDEX |
|  |  | ; CARRY $=1$ |

```
; CHECK IF COPY AREA FITS IN SOURCE STRING
; OTHERWISE, COPY ONLY TO END OF STRING
; COPY AREA FITS IF STARTING INDEX + NUMBER OF
; CHARACTERS TO COPY - 1 IS LESS THAN OR EQUAL TO
; LENGTH OF SOURCE STRING
; NOTE THAT STRINGS ARE NEVER MORE THAN 255 BYTES LONG
LD A,C ;FORM STARTING INDEX + COPY LENGTH
\(A D C I \quad A, B\)
IR C.RECALC ;ULMP IF SUM > 255
DEC A
\(C P\) (HL)
IR C.,CNTIOK ; JUMP IF MORE THAN ENOUGH TO COPY
UR \(Z\),CNTIOK ; IUMP IF EXACTLY ENOUGH
```

;CALLER ASKED FOR TOO MANY CHARACTERS. RETURN EVERYTHING
; BETWEEN INDEX AND END OF SOURCE STRING.
; SET COUNT := LENGTH(SQURCE) - INDEX + 1;

```

RECALC:
\begin{tabular}{lll} 
LD & A, OFFH & ; INDICATE TRUNCATION OF COUNT \\
LD & (CPYERR), A & \\
LD & \(A,(H L)\) & ;COUNT \(=\) LENGTH - INDEX +1 \\
SUB & \(C\) & \\
INC & \(A\) & ;CHANGE NUMBER OF BYTES \\
LD & \(B, A\) &
\end{tabular}
; CHECK IF COUNT LESS THAN OR EQUAL TO MAXIMUM LENGTH OF ; DESTINATION STRING. IF NOT, SET COUNT TO MAXIMUM LENGTH
; IF COUNT > MAXLEN THEN
; COUINT : = MAXLEN
CNTIOK:
\begin{tabular}{lll} 
LD & A, (MAXLEN) & :IS MAX LENGTH LARGE ENOUGH? \\
CF & \(B\) & \\
IR & NC, CNT2OK & :UMMP IF IT IS \\
LD & \(B, A\) & ELSE LIMIT COFY TO MAXLEN \\
LD & A, OFFH & ;INDIEATE STRING OVERFLOW
\end{tabular}
```

    LD (CFYERR),A
    ;MOVE SUBSTRING TO DESTINATION STRINGi
    CNT2OK:

| LD | A, B | ; TEST NLMMER OF BYTES TO COPY |
| :---: | :---: | :---: |
| OR | A |  |
| JR | Z,EREXIT | ; ERROR EXIT IF NO BYTES TO COPY |
| LD | B, 0 | ; START COPYING AT STARTING INDEX |
| ADD | HL, ETC |  |
| LD | (DE), A | ;SET LENGTH OF DESTINATION STRING |
| LD | C, A | ; RESTORE NUMBER OF BYTES |
| INC | DE | ; MOVE DESTINATION ADDRESS PAST <br> ; LENGTH BYTE |
| LDIR |  | ; COPY SUBSTRING |

    ;CHECK FOR COPY ERROR
    LD A, (CPYERR)
    OKEXIT:
OR A
RET Z
;ERROR EXIT
EREXIT:
SCF
RET
;DATA SECTION
MAXLEN: DS 1
CPYERR: DS 1

```
; MAXIMUM LENGTH OF DESTINATION STRING ; COPY ERROR FLAG
```

; ;
SAMPLE EXECUTION: ;
; ;
scsn:

| LD | HL, SSTG |
| :--- | :--- |
| LD | DE, DSTG |
| LD | A, (IDX) |
| LD | C, A |
| LD | A, (CNT) |
| LD | $B, A$ |
| LD | A, (MXLEN) |
| CALL | COPY |

; SOURCE STRING
; DESTINATION STRING
; STARTING INDEX FOR COPYING
; NUMBER OF BYTES TO COFY
; MAXIMLIM LENGTH OF SLIBSTRING ; COPY SUBSTRING
;COPYING 3 CHARACTERS STARTING AT ; INDEX 4 FROM $12.345 E+10^{\prime}$ GIVES ‘345’
IR SC8D
; DATA SECTIIN
IDX: DB 4 ;STARTING INDEX FOR COPYING CNT: DB 3 ;NUMBER OF CHARACTERS TO COPY

```
\begin{tabular}{|c|c|c|c|c|c|}
\hline & & & \multicolumn{3}{|l|}{8D COPY A SUBSTRING FROM A STRING (COPY)} \\
\hline MXLEN: & DB & 2 OH & ; MAXIMUM LENGTH OF & DESTINATION & STRING \\
\hline SSTG: & DB & OAH & ; LENGTH OF STRING & & \\
\hline & DB & -12.345E+10 & & ; 32 BYTE MAX & L LENGTH \\
\hline DSTG: & DB & 0 & ; LENGTH OF SUBSTRIN & & \\
\hline & DB & - & - & ; 32 BYTE MAX & LENGTH \\
\hline & END & & & & \\
\hline
\end{tabular}

\section*{Delete a Substring from a String (DELETE) \(8 E\)}

Deletes a substring from a string, given a starting index and a length. The string is a maximum of 255 bytes long, and the actual characters are preceded by a byte containing the length. The Carry flag is cleared if the deletion can be performed as specified. The Carry flag is set if the starting index is 0 or beyond the length of the string; the string is left unchanged in either case. If the deletion extends beyond the end of the string, the Carry flag is set to 1 and only the characters from the starting index to the end of the string are deleted.
Procedure: The program exits immediately if either the starting index or the number of bytes
to delete is 0 . It also exits if the starting index is beyond the length of the string. If none of these conditions holds, the program checks to see if the string extends beyond the area to be deleted. If it does not, the program simply truncates the string by setting the new length to the starting index minus 1. If it does, the program compacts the resulting string by moving the bytes above the deleted area down. The program then determines the new string's length and exits with the Carry cleared if the specified number of bytes were deleted or with the Carry set to 1 if any errors occurred.

Registers Used: AF, BC, DE, HL
Execution Time: Approximately 21 * NUMBER OF BYTES MOVED DOWN + 224 cycles, where NUMBER OF BYTES MOVED DOWN is zero if the string can be truncated and is STRING LENGTH STARTING INDEX - NUMBER OF BYTES TO DELETE +1 if the string must be compacted. That is, it takes extra time when the deletion creates a "hole" in the string that must be filled by compaction.

\section*{Examples}
1. STRING LENGTH \(=20_{16}\left(32_{10}\right)\) STARTING INDEX \(=19_{16}\left(2_{10}\right)\) NUMBER OF BYTES TO DELETE \(=08\)
Since there are exactly eight bytes left in the string starting at index \({ }^{19}{ }_{16}\), all the routine must do is truncate (that is, cut off the end of the string). This takes
\(21 * 0+224=224\) cycles
2. STRING LENGTH \(=40_{16}\left(64_{10}\right)\) STARTING INDEX \(=19_{16}\left(25_{10}\right)\) NUMBER OF BYTES TO DELETE \(=08\)

Since there are \(20_{16}\left(32_{10}\right)\) bytes above the truncated area, the routine must move them down eight positions to fill the "hole." Thus NUMBER OF BYTES MOVED DOWN \(=32_{10}\) and the execution time is \(21 * 32+224=672+224=896\) cycles
Program Size: 58 bytes
Data Memory Required: One byte anywhere in RAM for an error flag (address DELERR)

\section*{Special Cases:}
1. If the number of bytes to delete is 0 , the program exits with the Carry flag cleared (no errors) and the string unchanged.
2. If the string does not even extend to the specified starting index, the program exits with the Carry flag set to \(l\) (indicating an error) and the string unchanged.
3. If the number of bytes to delete exceeds the number available, the program deletes all bytes from the starting index to the end of the string and exits with the Carry flag set to 1 (indicating an error).

\section*{Exil Conditions}

Substring deleted from string. If no errors occur, the Carry flag is cleared. If the starting index is 0 or beyond the length of the string, the Carry flag
is set and the string is unchanged. If the number of bytes to delete would go beyond the end of the string, the Carry flag is set and the characters from the starting index to the end of the string are deleted.

\section*{Examples}

\begin{tabular}{|c|c|}
\hline & ```
begin
    the following conditions cause an
    error with C:ARRY = 1.
    if (index = 0) or (index > length(string))
        then do not change string
    if count is too large then
        delete only the characters from
        index to end of string
end;
``` \\
\hline Registers used: & \(A F, B C, D E, H L\) \\
\hline Time: & Approximately \(21 \%\) (LENGTH(STRG)-INDEX-COUNT+1) plus 224 cycles overhead \\
\hline Size: & Program 58 bytes Data 1 bytes \\
\hline
\end{tabular}

DELETE:

```

    ; TRUNCATE STRING - NO COMPACTING NECESSARY
    ; STRING LENGTH = INDEX - 1
    TRUNC:
LD A,C ;STRING LENGTH = INDEX - 1
LEC A
LD (HL),A
Ln A,(DELERR)
RRA ;CARRY = O IF NO ERRORS
RET ;EXIT
; DELETE SUBSTRING BY COMPACTING
; MOVE ALL CHARACTERS ABOVE DELETED AREA DOWN
;NEW LENGTH = OLD LENGTH - NUMBER OF BYTES TO DELETE
CNTOK:
LD A,(HL)
LD D,A ;SAVE OLD LENGTH
SUB B ;SET NEW LENGITH
LD (HL),A
; CALCULATE NUMBER OF CHARACTERS TO MOVE
; NUMBER = STRING LENGTH - (INDEX + NUMBER OF BYTES) + 1
LD A,D ;GET OLD LENGTH
SUB E ; SUBTRACT INDEX + NUMBER OF BYTES
INC A ;A = NUMBER OF CHARACTERS TO MOVE
;CALClILATE SQURCE AND DESTINATION ADDRESSES FOR MOVE
; SOURCE = BASE + INDEX + NUMBER OF BYTES TO DELETE
; DESTINATION = BASE + INDEX
PUSH HL ;SAVE STRING ALIDRESS
LD B,O ;DESTINATION = BASE + INDEX
ADD HL,EC
EX (SP),HL ;SQURCE = BASE + INDEX + NUMBER
LD D,O ; GF BYTES TO DELETE
ADD HL,DE ;HL = SOURCE (ABOVE DELETED AREA)
FOF LEE ;DE = DESTINATION
LD C,A ;BC = NUMEER OF CHARACTERS TO MOVE
LDIR ;COMPACT STRINGI EY MOUING LIOWN
;GOOD EXIT
OKEXIT:
QR A ;CLEAR CARFY, NO ERRORS
RET
; DATA
DELERR: IS 1
; DELETE ERROR FLAG

```
; SAMPLE EXECUTION:

SC8E:
LD HL,SSTG;HL = BASE ADDRESS OF STRING

312 STRING MANIPULATION


\section*{Insert a Substring into a String (INSERT)}

Inserts a substring into a string, given a starting index. The string and substring are both a maximum of 255 bytes long, and the actual characters are preceded by a byte containing the length. The Carry flag is cleared if the insertion can be accomplished with no problems. The Carry flag is set if the starting index is 0 or beyond the length of the string. In the second case, the substring is concatenated to the end of the string. The Carry flag is also set if the string with the insertion will exceed a specified maximum length. In that case, the program inserts only enough of the substring to give the string its maximum length.

Procedure: The program exits immediately if the starting index or the length of the substring is 0 . If neither is 0 , the program checks to see if the insertion will produce a string longer than
the specified maximum length. If this is the case, the program truncates the substring. The program then checks to see if the starting index is within the string. If it is not, the program simply concatenates the substring by moving it to the memory locations immediately after the end of the string. If the starting index is within the string, the program must first make room for the insertion by moving the remaining characters up in memory. This move must start at the highest address to avoid writing over any data. Finally, the program can move the substring into the open area. The program then determines the new string length and exits with the Carry flag set appropriately (to 0 if no problems occurred and to 1 if the starting index was 0 , if the substring had to be truncated, or if the starting index was beyond the length of the string).

Registers Used: AF, BC, DE, HL
Execution Time: Approximately 21 * NUMBER OF BYTES MOVED \(+21 *\) NUMBER OF BYTES INSERTED + 290. NUMBER OF BYTES MOVED is the number of bytes that must be moved to create space for the insertion. If the starting index is beyond the end of the string, NUMBER OF BYTES MOVED is 0 since the substring is simply concatenated to the string. Otherwise, it is STRING LENGTH STARTING INDEX +1 , since the bytes at or above the starting index must be moved. NUMBER OF BYTES INSERTED is the length of the substring if no truncation occurs. It is the maximum length of the string minus its current length if inserting the substring produces a string longer than the maximum.

\section*{Examples}
\[
\begin{aligned}
& \text { 1. STRING LENGTH }=20_{16}\left(32_{10}\right) \\
& \text { STARTING INDEX }=19_{16}\left(25_{10}\right) \\
& \text { MAXIMUM LENGTH }=30_{16}\left(48_{10}\right) \\
& \text { SUBSTRING LENGTH }=06
\end{aligned}
\]

We want to insert a substring six bytes long, starting at the 25 th character. Since eight bytes must be
moved up (NUMBER OF BYTES MOVED \(=32\) \(25+1\) ) and six bytes must be inserted, the execution time is approximately
\(21 * 8+21 * 6+290=168+126+290=584\) cycles
2. STRING LENGTH \(=20_{16}\left(32_{10}\right)\) STARTING INDEX \(=19_{16}\left(25_{10}\right)\) MAXIMUM LENGTH \(=24_{16}\left(36_{10}\right)\) SUBSTRING LENGTH \(=06\)
Unlike Example 1, here we can insert only four bytes of the substring without exceeding the maximum length of the string. Thus, NUMBER OF BYTES MOVED \(=8\) and NUMBER OF BYTES INSERTED \(=4\). The execution time is approximately
\(21 * 8+21 * 4+290=168+84+290=542\) cycles
Program Size: 90 bytes
Data Memory Required: One byte anywhere in RAM for an error flag (address INSERR).

\section*{Special Cases:}
1. If the length of the substring (the insertion) is 0 , the program exits with the Carry flag cleared (no errors) and the string unchanged.
2. If the starting index for the insertion is 0 (that is, the insertion would start in the length byte), the program exits with the Carry flag set to 1 (indicating an error) and the string unchanged.
3. If the string with the substring inserted exceeds the specified maximum length, the program inserts only enough characters to reach the maximum length. The Carry flag is set to 1 to indicate that the insertion has been truncated.
4. If the starting index of the insertion is beyond the end of the string, the program concatenates the insertion at the end of the string and indicates an error by setting the Carry flag to 1 .
5. If the original length of the string exceeds its specified maximum length, the program exits with the Carry flag set to 1 (indicating an error) and the string unchanged.

\section*{Entry Conditions}

Base address of substring in DE Base address of string in HL Maximum length of string in B Starting index at which to insert the substring in C

\section*{Exit Conditions}

Substring inserted into string. If no errors occur, the Carry flag is cleared. If the starting index or the length of the substring is 0 , the Carry flag is set and the string is not changed. If the starting index is beyond the length of the string, the Carry flag is set and the substring is concatenated to the end of the string. If the string with the substring inserted would exceed the specified maximum length, the Carry flag is set and only those characters from the substring which bring the string to maximum length are inserted.

\section*{Examples}
1. Data: String \(=0 A^{\prime}\) JOHN SMITH' \(\left(0 \mathrm{~A}_{16}=10_{10}\right.\) is the length of the string)
Substring \(=08^{\prime}\) WILLIAM' ( 08 is the length of the substring)
Maximum length of string \(=14_{16}=20_{10}\)
Starting index \(=06\)
Result: \(\quad\) String \(=12^{\prime} \mathrm{JOHN}\) WILLIAM SMITH' ( \(12_{16}=18_{10}\) is the length of the string with the substring inserted)
Carry \(=0\), since no problems occurred in the insertion.
2. Data: String \(=0 \mathrm{~A}^{\prime} \mathrm{JOHN}\) SMITH' \(\left(0 \mathrm{~A}_{16}=10_{10}\right.\) is the length of the string)
Substring \(=0 C^{\text {c ROCKEFELLER' }}\) ( \(0 \mathrm{C}_{16}=\) \(12_{10}\) is the length of the substring)
Maximum length of string \(=14_{16}=20_{10}\)
Starting index \(=06\)
Result: \(\quad\) String \(=14^{\prime}\) JOHN ROCKEFELLESMITH' ( \(14_{16}=20_{10}\) is the length of the string with as much of the substring inserted as the maximum length would allow)
Carry \(=1\), since some of the substring could not be inserted without exceeding the maximum length of the string.
;
\begin{tabular}{ll} 
Title: & Insert a substring intaastring \\
Name: & Insert
\end{tabular}
Purpose: Insert a substring into a string given a ..... ;
starting index ..... ;
Entry: Register pair \(H L=A d d r e s s\) of string ..... \(;\);
Fegister pair LE \(=\) Address of substring toinsert;
Register \(B=\) Maximum length of string ..... ;
 ..... ;substring
A string is a maximum of 255 bytes long plusa length byte which precedes it.
Exit: Substring inserted inta string. ..... ;
if no errars then ..... ;
\(C A R R Y=0\) ..... :
else ..... \(;\)beginthe following conditions cause the ;
7CARRY flag to be set.do not insert the substring\(;\)
if index \(=0\) then;if length (strg) \(>\) maximum length then;
do not insert the substring
if index \(>\) length(strg) then ..... ;concatenate substg onto the end of the
        if length(strg) +length(substring)
                                (substring) maxienend:;
source stringif length (strg) +1ength(substring) \(>\) maxlen;

                    then insert only enough af the substring to reach maximum length
;
Registers used: AF, EC, LIE,HL ..... ;
Time: Approximately;
21 (LENGTH(STRG) - INDEX + 1) + ..... ;\(21 *\) (LENGTH(SUBSTG)) +290 cycles overhead
Size:Pragram GO bytesData 1 byte
\(;\);
7;
\begin{tabular}{|c|c|c|}
\hline SUB & A & ; ERROR FLAG = 0 ( NO ERRORS) \\
\hline LD & (INSERR), A & \\
\hline \multicolumn{3}{|l|}{; GET SUESTRING ANLI STRING LENGTHS} \\
\hline ; IF & LENGTH (SUBSTG) \(=0\) & THEN EXIT BIIT NO ERROR \\
\hline LD & A, (DE) & ; TEST LENGTH OF EIIBETRING \\
\hline OR & A & \\
\hline RET & Z & ; EXIT IF SUBETRING EMPTY \\
\hline & & ; CARRY \(=0\) (NO ERRORG) \\
\hline
\end{tabular}
; IF STARTING INDEX IS ZERO, TAKE ERROR EXIT
IDXO:
\begin{tabular}{lll} 
LD & \(A, C\) & ;TEST STARTING INDEX \\
OR & \(A\) & ;ASSUME AN ERROR \\
SCF & & ;RETURN WITH ERROR IF INDEX \(=0\) \\
RET & \(Z\) &
\end{tabular}
; CHECK WHETHER INSERTION WILL MAKE STRING TOO LONG
; IF IT WILL, TRUNCATE SUBSTRING AND SET
; TRUNCATION FLAG.
; INSERTION TOO LONG IF STRING LENGTH + SUBSTRING LENGTH
; EXCEEDS MAXIMUM LENGTH. REMEMBER, STRINGS CANNOT BE
; MORE THAN 255 BYTES LONG
CHKLEN:
\begin{tabular}{|c|c|c|}
\hline LD & A, (DE) & ; TOTAL = STRING + SURSTRING \\
\hline ADD & A, (HL) & \\
\hline IR & C., TRUNC & ; TRUNCATE SUBSTRING IF NEW LENGTH > 255 \\
\hline CP & B & ; COMPARE TO MAXIMUM LENGTH OF STRING \\
\hline LD & A, (DE) & ; \(A=\) LENGTH OF SUBSTRING \\
\hline JR & C. IDXLEN & ; IUMP IF TOTAL < MAX LENGTH \\
\hline JR & Z, IDXLEN & ; OR EQUAL \\
\hline
\end{tabular}
; SUBSTRING DOES NOT FIT, SO TRUNC:ATE IT
; SET ERROR FLAG TO INDICATE TRUNCATION
; LENGTH THAT FITS = MAXIMUM LENGTH - STRING LENGTH
TRUNC:
\begin{tabular}{|c|c|c|}
\hline LD & A, OFFH & ; INDICATE SUBSTRING TRUNCATED \\
\hline LD & (INSERR), A & \\
\hline LD & A, B & ;LENGTH = MAX - STRING LENGTH \\
\hline SUB & (HL) & \\
\hline RET & C & ; RETURN WITH ERROR IF STRING TOO \\
\hline SCF & & ; LONG INITIALLY OR ALREADY MAX \\
\hline RET & Z & ; LENGTH SO NO ROOM FOR SUBSTRINE \\
\hline
\end{tabular}
; CHECK IF INDEX WITHIN STRING. IF NOT, CONCATENATE
; SUBSTRING ONTO END OF STRING
IDXLEN:
\begin{tabular}{lll} 
LD & \(B, A\) & ;B = LENGTH GF SURSTRING \\
LD & A, (HL) & ;GET STRING LENGTH \\
CP & \(C\) & COMPARE TG INDEX \\
IR & NC. LENOK & ;JUMP IF STARTING INDEX WITHIN STRING
\end{tabular}
; INDEX NOT WITHIN STRING, SO CONCATENATE
; NEW LENGTH OF STRING = OLD LENGTH + SUBSTRING LENGTH
LD C.A ; SAVE CURRENT STRING LENGTH
ADD A,B ;ADD LENGTH OF SUBSTRING


IDXL1:
\begin{tabular}{lll} 
LD & A,OFFH & ;INDICATE INSERTION ERROR \\
LD & (INSERR), A & \\
IR & MVESUB & ;UUST MOVE, NOTHING TO OPEN UP
\end{tabular}
; OPEN UP SPACE IN SOURCE STRING FQR SUBSTRING BY MOUING
; CHARACTERS FROM END OF GOURCE STRING DOWN TO INDEX, IIP EY
SIZE OF SUBSTRING.
\(A=\) LENGTH(STRING)
LENOK:

```

LDDR ;OPEN UP FOR SUBSTRING
;RESTORE REGISTERS

| $E X$ | $D E, H L$ |  |
| :--- | :--- | :--- |
| INC | $D E$ | $; D E=A D D R E S S$ TQ MOVE STRING TO |
| $P O P$ | $H L$ | $; H L=A D D R E S S$ OF SUBSTRING |
| POP | $B C$ | $; B=$ LENGTH OF SUBSTRING |

;MOVE SUBSTRING INTO OPEN AREA
; HL = ADDRESS OF SUBSTRING
; DE = ADDRESS TO MOVE SUBSTRING TO
; C: = LENGTH OF SUBSTRING
MVESUB:
INC. HL ;INCREMENT PAST LENGTH BYTE OF SUBSTRING
LD C,B ;BC = LENGTH OF SUBSTRING TO MOVE
LD B,O
LDIR
LD A,(INSERR)
\#GET ERROR FLAG
RRA ;IF INSERR <> O THEN CARRY = 1
; TO INDICATE AN ERROR
RET
; DATA SECTION
INSERR: DS 1 FLAG USED TO INDICATE ERROR
; SAMPLE EXECUTION: ;

```

SCBF:
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline LD & HL, STG & \multicolumn{9}{|l|}{; \(\mathrm{HL}=\) BASE ALIDRESS OF STRING} \\
\hline LD & DE, SSTG & \multicolumn{9}{|l|}{; DE = BASE ADDRESS OF SUBSTRING} \\
\hline LD & A, (IDX) & & & & & & & & & \\
\hline LD & C., A & \multicolumn{9}{|l|}{; \(\mathrm{C}=\) STARTING INDEX FOR INSERTION} \\
\hline LD & A, (MXLEN) & & & & & & & & & \\
\hline LD & B, A & \multicolumn{9}{|l|}{; \(\mathrm{B}=\) MAXIMLIM LENGTH OF STRING} \\
\hline CALL & INSERT & \multicolumn{9}{|l|}{\begin{tabular}{l}
; INSERT SUBSTRING \\
; RESULT OF INSERTING "-" INTO - \(123456^{\circ}\) AT
\end{tabular}} \\
\hline JR & Sc.aF & \multicolumn{9}{|l|}{; LOQP FOR ANOTHER TEST} \\
\hline \multicolumn{11}{|l|}{; DATA SECTION} \\
\hline DB & 1 & \multicolumn{9}{|c|}{; STARTING INDEX FOR INSERTION} \\
\hline DB & 2 OH & \multicolumn{9}{|c|}{; MAXIMLM LENGTH OF DESTINATION} \\
\hline DB & 06 H & \multicolumn{9}{|c|}{; LENGTH OF STRING} \\
\hline DB & -123456 & & & & & \(\cdot\); 32 & 2 BYTE & MAX & & ENGTH \\
\hline DB & 1 & \multicolumn{9}{|c|}{; LENGTH OF SUBSTRING} \\
\hline DB & - & & & & & - ; 32 & 2 BYTE & MAX & & ENGTH \\
\hline
\end{tabular}

\section*{8-Bit Array Summation (ASUM8)}

Adds the elements of an array, producing a 16 -bit sum. The array consists of up to 255 bytelength elements.
Procedure: The program clears the sum initially. It then adds elements one at a time to the less significant byte of the sum, starting at the base address. Whenever an addition produces a carry, the program increments the more significant byte of the sum.

Registers Used: AF, B, DE, HL
Execution Time: Approximately 38 cycles per bytelength element plus 49 cycles overhead

Program Size: 19 bytes
Data Memory Required: None
Special Case: An array size of 0 causes an immediate exit with the sum equal to 0 .

\section*{Entry Conditions}

Base address of array in HL
Size of array in bytes in B

\section*{Exit Conditions}

Sum in HL

\section*{Example}
1. Data: Array consists of

Result: \(\quad\) Sum \(=(H L)=03 D 7_{16}\)
;
;

Title 8-bit array summation ;
Name: ASUM8 ;

Purpose: Sum the elements of an array, yielding a lo-bit; result. Maximum size is 255

\begin{tabular}{ll} 
LD & \(H L, B L F\) \\
LD & \(A,(B U F S Z)\)
\end{tabular}\(\quad ; H L=B A S E\) ADDRESS OF EIIFFER
\begin{tabular}{|c|c|c|c|}
\hline & \[
\begin{aligned}
& \operatorname{LD} \\
& \text { CALL }
\end{aligned}
\] & B, A ASUMS & \[
\begin{aligned}
& \text {;B = SIZE OF BIIFFER IN BYTES } \\
& \text {;SUM OF TEST DATA IS OTFS HEX, } \\
& \text {; HL }=\text { OFFSH }
\end{aligned}
\] \\
\hline & JR & SC9A & \\
\hline ; TEST & DATA, & CHANGE FOR OTHER & values \\
\hline SIZE & EQU & OlOH & ; SIze OF BUFFER IN EYTES \\
\hline EUFSZ: & DB & SIzE & ; SIZE OF BUFFER IN BYTES \\
\hline BUF: & DR & OOH & ; BUFFER \\
\hline & DB & 11H & ; DECIMAL ELEMENTS ARE 0,17,34,51,68 \\
\hline & nR & 22 H & ; 85,102,119,135,153,170,187,204 \\
\hline & DB & 33H & ; 221,238,255 \\
\hline & DB & 44 H & \\
\hline & DR & 55 H & \\
\hline & DB & 66 H & \\
\hline & DB & 77H & \\
\hline & DB & 88H & \\
\hline & DB & 99 H & \\
\hline & DB & OAAH & \\
\hline & DB & OBEH & \\
\hline & DB & OCCH & \\
\hline & DB & ODDH & \\
\hline & DB & OEEH & \\
\hline & DB & OFFH & ; SUM \(=07 \mathrm{~F} 8\) (2040 DECIMAL) \\
\hline & END & & \\
\hline
\end{tabular}

\section*{16-Bit Array Summation (ASUM16)}

Adds the elements of an array, producing a 24 -bit sum. The array consists of up to 255 wordlength ( 16 -bit) elements. The elements are arranged in the usual Z.80 format with the less significant bytes first.
Procedure: The program clears the sum initially. It then adds elements to the less significant bytes of the sum one at a time, starting at the base address. Whenever an addition produces a carry, the program increments the most significant byte of the sum.

Registers Used: AF, BC, DE, HL
Execution Time: Approximately 68 cycles per 16bit element plus 49 cycles overhead

Program Size: 25 bytes

Data Memory Required: None
Special Case: An array size of 0 causes an immediate exit with the sum equal to 0 .

\section*{Entry Conditions}

Base address of array in HL
Size of array in 16-bit words in B

\section*{Exit Conditions}

Most significant byte of sum in E
Middle and least significant bytes of sum in HL

\section*{Example}
1. Data: Array (in 16 -bit words) consists of
\begin{tabular}{ll} 
F7A1 \(_{16}\) & 5 A36 \(_{16}\) \\
\(239 \mathrm{~B}_{16}\) & \(166 \mathrm{C}_{16}\) \\
\(31 \mathrm{D} 5_{16}\) & CBF5 \(_{16}\) \\
70F2 & E107 \(_{16}\)
\end{tabular}

Result: \(\quad\) Sum \(=03\) DBAI \(_{16}\)
\((\mathrm{E})=03_{16}\)
\((H L)=\mathrm{DBAl}_{16}\)
\begin{tabular}{|c|c|c|c|c|}
\hline ; & & & & ; \\
\hline ; & & & & ; \\
\hline ; & & & & ; \\
\hline ; & & & & ; \\
\hline ; & Title & 16-bit array & summation & ; \\
\hline ; & Name: & ASUM16 & & ; \\
\hline ; & & & & ; \\
\hline ; & & & & ; \\
\hline
\end{tabular}


\section*{ASUM16:}

; CHECK FOR ARRAY LENGTH OF ZERO
LD A,B ;TEST ARRAY LENGTH
OR A
RET \(Z\);EXIT WITH SUM \(=0\) IF LENGTH \(=0\)
; INITIALIZE ARRAY POINTER, SIIM
EX DE,HL ;BASE ADDRESS BACK TO HL
; LOW, MIDDLE BYTES OF SUM \(=0\)
LD C,E \(\quad ; C=H I G H\) BYTE OF SUM \(=0\)
\(; \mathrm{D}=\mathrm{MIDRLE}\) BYTE OF SIMM
; \(E=\) LOW BYTE OF SUM
; ADD WORD-LENGTH ELEMENTS TO SUM ONE AT A TIME
; INCREMENT HIGH BYTE OF SUM WHENEVER A CARRY OCCURS
SUMLP:
\begin{tabular}{lll} 
LD & \(A, E\) & ;ADD LOW BYTES OF ELEMENT AND SUM \\
ADD & \(A,(H L)\) & \\
LD & \(E, A\) & ;ADD HIGH BYTE OF ELEMENT TO \\
INC & \(H L\) & \\
LD & \(A, D\) & MIDDLE BYTE OF SUM \\
ADC. & \(A,(H L)\) & \\
LD & \(D, A\) & IUMP IF NO CARRY \\
IR & NC, DECCNT & ELSE INCREMENT HIGH BYTE OF SUM
\end{tabular}

DECCNT:
INC \(\quad \mathrm{HL}\)
EXIT:

EX DE,HL


\section*{Find Maximum Byte-Length Element (MAXELM)}

Finds the maximum element in an array. The array consists of up to 255 unsigned byte-length elements.

Procedure: The program exits immediately/ (setting Carry to 1 ) if the array has no elements. Otherwise, the program assumes that the element at the base address is the maximum. It then proceeds through the array, comparing the supposed maximum with each element and retaining the larger value and its address. Finally, the program clears Carry to indicate a valid result.

Registers Used: AF, B, DE, HL
Execution Time: Approximately 36 to 58 cycles per element plus 35 cycles overhead. If, on the average, the program must replace the maximum in half of the iterations, the execution time is approximately 94 * ARRAY SIZE/ \(2+35\) cycles.
Program Size: 19 bytes
Data Memory Required: None Special Cases:
1. An array size of 0 causes an immediate exit with the Carry flag set to 1 to indicate an invalid result.
2. If the largest unsigned value occurs more than once, the program returns with the lowest possible address. That is, it returns with the address closest to the base address that contains the maximum value.

\section*{Entry Conditions}

Base address of array in HL
Size of array in bytes in B

\section*{Exit Conditions}

Largest unsigned element in A
Address of largest unsigned element in HL
Carry \(=0\) if result is valid; 1 if size of array is 0 and result is meaningless.

\section*{Example}
1. Data: Array (in bytes) consists of
\begin{tabular}{ll}
\(35_{16}\) & \(44_{16}\) \\
\(\mathrm{Ab}_{16}\) & \(59_{16}\) \\
\(\mathrm{D} 2_{16}\) & \(7 \mathrm{~A}_{16}\) \\
\(1 \mathrm{~B}_{16}\) & \(\mathrm{CF}_{16}\)
\end{tabular}

Result: The largest unsigned element is element \#2 (D2 \({ }_{16}\) )
\((\mathrm{A})=\) largest element \(\left(\mathrm{D} 2_{16}\right)\)
\((\mathrm{HL})=\) BASE +2 (lowest address containing D2 \({ }_{16}\) )
Carry flag \(=0\), indicating that array size is non-zero and the result is valid.
\(\%\) ..... ;

7 ..... ?
Title Find maximum byte-length element ..... ;
Name: MAXELM
Purpose: Given the base address and size of an array, ..... ;
find the largest element ..... ;
Entry: Register pair HL = Base address of array ..... ;
Register \(E=\) Size of array in bytes ..... ;
Exit: If size of array not zera then ..... ;
Carry flag \(=0\) ..... ;Register \(A=\) Largest elementRegister pair \(H L=\) Address of that elementif there are duplicate values of the largestelement, register pair HL has the address ;nearest to the base address
elseTime:Approximately 36 to 58 cycles per elementplus 35 cycles overhead
Size: Program 19 bytes
\begin{tabular}{|c|c|c|}
\hline ; & Purpose: & Given the base address and size of an array, find the largest element \\
\hline ; & & \\
\hline ; & Entry: & Register pair \(H L=B a s e\) address of array Register \(\mathrm{E}=\) Size of array in bytes \\
\hline ; & & \\
\hline ; & Exit: & If size of array not zera then \\
\hline ; & & Carry flag \(=0\) \\
\hline ; & & Register \(A=\) Largest element \\
\hline ; & & Register pair HL = Address of that element \\
\hline ; & & if there are displicate values of the largest \\
\hline ; & & element, register pair HL has the address \\
\hline ; & & nearest to the base address \\
\hline ; & & else \\
\hline
\end{tabular}
Carry flag \(=1\);
;
Registers used: AF, B, DE,HL , BE HL ..... ;;Program 19 bytes;
;

\section*{MAXELM:}

; REPLACE PREVIOUS GLIESS AT LARGEST ELEMENT WITH ; CURRENT ELEMENT. FIRST TIME THROUGH, TAKE FIRST ; ELEMENT AS GUESS AT LARGEST
MAXLP: \begin{tabular}{lll} 
LD & \(A,(H L)\) & LARGEST \(=\) CURRENT ELEMENT \\
LD & \(E, L\) & \(; S A V E\) ADDRESS OF LARGEST
\end{tabular}
; COMPARE CURRENT ELEMENT TO LARGEST ; KEEP LOOKING UNLESS CURRENT ELEMENT IS LARGER
MAXLP1:
\begin{tabular}{ll} 
DEC & \(B\) \\
IR & \(Z, E X I T\) \\
INC. & \(H L\)
\end{tabular}


\section*{Find Minimum Byte-Length Element}

Finds the minimum element in an array. The array consists of up to 255 unsigned byte-length elements.

Procedure: The program exits immediately (setting Carry to 1) if the array has no elements. Otherwise, the program assumes that the element at the base address is the minimum. It then proceeds through the array, comparing the supposed minimum to each element and retaining the smaller value and its address. Finally, the program clears Carry to indicate a valid result.

Registers Used: AF, B, DE, HL
Execution Time: Approximately 36 to 65 cycles per element plus 35 cycles overhead. If, on the average, the program must replace the minimum in half of the iterations, the execution time is approximately \(101 *\) ARRAY SIZE \(/ 2+35\) cycles.
Program Size: 21 bytes
Data Memory Required: None Special Cases:
1. An array size of 0 causes an immediate exit with the Carry flag set to 1 to indicate an invalid result.
2. If the smallest unsigned value occurs more than once, the program returns with the lowest possible address. That is, it returns with the address closest to the base address that contains the minimum value.

\section*{Entry Conditions}

Base address of array in HL
Size of array in bytes in B

\section*{Exit Conditions}

Smallest unsigned element in A
Address of smallest unsigned element in HL Carry \(=0\) if result is valid; 1 if size of array is 0 and result is meaningless.

\section*{Example}
1. Data: Array (in bytes) consists of
\begin{tabular}{ll}
\(35_{16}\) & \(44_{16}\) \\
\(\mathrm{Ab}_{16}\) & \(59_{16}\) \\
\(\mathrm{D} 2_{16}\) & \(7 \mathrm{~A}_{16}\) \\
\(1 \mathrm{~B}_{16}\) & CF \\
16
\end{tabular}

Result: The smallest unsigned element is element \#3 ( \(1 \mathrm{~B}_{16}\) )
(A) \(=\) smallest element ( \(\mathrm{IB}_{16}\) )
\((\mathrm{HL})=\) BASE +3 (lowest address containing \(1 \mathrm{~B}_{16}\) )
Carry flag \(=0\), indicating that array size is non-zero and the result is valid.
; ..... ;
\(\%\) ..... \%;
Title Find minimum bytelength element\(;\);
MINELM Name: ..... ;
 ..... ;都
Furpose: Given the base address and size of an array, ..... i ..... 7find the smallest element
;
Entrya Register pair HL = Base address of array ..... ;
Register \(E=\) Size of array in bytes ..... ;
Exit: If size af array not zera then ..... 
Carry fiag \(=0\) ..... \(;\)
Register \(A=\) Smallest element ..... \(;\)
Register pair HL = Address of that element ..... ;if there are duplicate values of the smallest;element, HL will have the address ;nearest to the base address
else\(\stackrel{\square}{7}\)
;
Carry flag \(=1\) ..... \({ }^{\circ}\)
Registers used: AF, B, DE,HL ..... ;
Time: Approximately 36 to 65 cycles per element ;
plus 35 cycles overhead ..... \(;\)
Program 21 bytes Size: ..... \(;\);
;
MINELM:
\begin{tabular}{lll}
;EXIT WITH CARRY SET IF NO ELEMENTS IN ARRAY \\
LD & A, B & ;TEST ARRAY SIZE \\
OR & A & \\
SCF & & ©SET CARRY TO INDICATE AN ERROR EXIT \\
RET & \(Z\) & ;RETURN IF NO ELEMENTS
\end{tabular}
    ; REPLACE PREVIOUS GUESS AT SMALLEST ELEMENT WITH
    ; CURRENT ELEMENT. FIRST TIME THROLIGH, TAKE FIRST
    ; ELEMENT AS GUESS AT SMALLEST
MINLP:
\begin{tabular}{lll} 
LD & \(A,(H L)\) & ;SMALLEST \(=\) CLIRRENT ELEMENT \\
LD & \(E, L\) & SAVE ADDRESS OF SMALLEST \\
LD & \(\mathrm{D}, \mathrm{H}\) &
\end{tabular}
    ; COMPARE CURRENT ELEMENT TO SMALLEST
    ; KEEP LOOKING UNLESS CURRENT ELEMENT IS SMALLER
MINLP1:
\begin{tabular}{ll} 
DEC & \(B\) \\
IR & \(Z, E X I T\)
\end{tabular}
\begin{tabular}{|c|c|c|c|}
\hline & \[
\begin{aligned}
& \text { INC } \\
& \text { CP }
\end{aligned}
\] & HL ( HL ) & ; COMPARE CURRENT ELEMENT, SMALLEST \\
\hline & JR & C.MINLP1 & ; CONTINLE IF CURRENT ELEMENT LARGER \\
\hline & JR & Z,MINLP1 & ; OR SAME \\
\hline & UR & MINLP & ; ELSE CHANGE SMALLEST \\
\hline \multirow[t]{4}{*}{EXIT:} & & & \\
\hline & OR & A & ; CLEAR CARRY TO INDICATE NO ERRORS \\
\hline & EX & DE, HL & ; HL = ADDRESS OF SMALLEST ELEMENT \\
\hline & RET & & \\
\hline ; & & & \\
\hline ; & & & \\
\hline ; & SAMPLE & EXECLITION: & \\
\hline ; & & & \\
\hline ; & & & \\
\hline \multicolumn{4}{|l|}{Sc9n:} \\
\hline & LD & HL, ARY & ; HL = BASE ADLRESS OF ARRAY \\
\hline & LD & E, SZARY & ; \(\mathrm{B}=\mathrm{SIZE}\) OF ARRAY IN BYTES \\
\hline & CALL & MINELM & \\
\hline & & & ; RESULL FOR TEST IATA IS \\
\hline & & & ; \(A=1\) HEX (MINIMUM), HL = ADDRESS OF ; 1 IN ARY \\
\hline & IR & Sc90 & ; LOOP FOR MORE TESTING \\
\hline SZARY & EQU & 1 OH & ; SIZE OF ARRAY IN BYTES \\
\hline \multirow[t]{17}{*}{ARY:} & DB & 8 & \\
\hline & DB & 7 & \\
\hline & DB & 6 & \\
\hline & DB & 5 & \\
\hline & DB & 4 & \\
\hline & DB & 3 & \\
\hline & DB & 2 & \\
\hline & DB & 1 & \\
\hline & DB & OFFH & \\
\hline & DB & OFEH & \\
\hline & [B & OFDH & \\
\hline & DB & OFCH & \\
\hline & DB & OFEH & \\
\hline & DB & OFAH & \\
\hline & DB & OF9H & \\
\hline & DB & OFSH & \\
\hline & END & & \\
\hline
\end{tabular}

Searches an array of unsigned byte-length elements for a particular value. The elements are assumed to be arranged in increasing order. Clears Carry if it finds the value and sets Carry to 1 if it does not. Returns the address of the value if found. The size of the array is specified and is a maximum of 255 bytes.
Procedure: The program performs a binary search, repeatedly comparing the value with the middle remaining element. After each comparison, the program discards the part of the array that cannot contain the value (because of the ordering). The program retains upper and lower bounds for the remaining part. If the value is larger than the middle element, the program discards the middle and everything below it. The new lower bound is the address of the middle element plus 1 . If the value is smaller than the middle element, the program discards the middle and everything above it. The new upper bound is the address of the middle element minus 1 . The program exits if it finds a match or if there is nothing left to search.

For example, assume that the array is
\[
\begin{aligned}
& 01_{16}, 02_{16}, 05_{16}, 07_{16}, 09_{16}, 09_{16}, 0 \mathrm{D}_{16}, 10_{16}, \\
& 2 \mathrm{E}_{16}, 37_{16}, 5 \mathrm{D}_{16}, 7 \mathrm{E}_{16}, \mathrm{A1}_{16}, \mathrm{B4}_{16},, \mathrm{D} 7_{16}, \mathrm{E}_{16}
\end{aligned}
\]
and the value to be found is \(0 \mathrm{D}_{16}\). The procedure works as follows.

In the first iteration, the lower bound is the base address and the upper bound is the address of the last element. So the result is
\[
\begin{aligned}
& \text { LOWER BOUND }=\text { BASE } \\
& \text { UPPER BOUND }=\text { BASE }+ \text { SIZE }-1=\text { BASE }+0 \mathrm{~F}_{16} \\
& \text { GUESS }=(\text { UPPER BOUND }+ \text { LOWER BOUND }) / 2 \\
& (\text { the result is truncated })=\text { BASE }+7 \\
& (\text { GUESS })=\operatorname{ARRAY}(7)=10_{16}=16_{10}
\end{aligned}
\]

Since the value \(\left(0 \mathrm{D}_{16}\right)\) is less than \(\operatorname{ARRAY}(7)\), the elements beyond \#6 can be discarded. So the result is

Registers Used: AF, BC, DE, HL
Execution Time: Approximately 114 cycles per iteration plus 53 cycles overhead. A binary search requires on the order of \(\log _{2} \mathrm{~N}\) iterations, where N is the number of elements in the array.
Program Size: 37 bytes
Data Memory Required: None
Special Case: A size of 0 causes an immediate exit with the Carry flag set to 1 . That is, the array contains no elements and the value surely cannot be found.
```

LOWER BOUND $=$ BASE
UPPER BOUND $=$ GUESS $-1=\mathrm{BASE}+6$
GUESS $=($ UPPER BOUND + LOWER BOUND $) / 2$
$=\mathrm{BASE}+3$
$(\operatorname{GUESS})=\operatorname{ARRAY}(3)=07$

```

Since the value \(\left(0 \mathrm{D}_{16}\right)\) is greater than \(\operatorname{ARRAY}(3)\), the elements below \#4 can be discarded. So the result is
```

LOWER BOUND $=$ GUESS $+1=$ BASE +4
UPPER BOUND $=$ BASE +6
GUESS $=($ UPPER BOUND + LOWER BOUND $) / 2$
$=\mathrm{BASE}+5$
$($ GUESS $)=\operatorname{ARRAY}(5)=09$

```

Since the value \(\left(0 \mathrm{D}_{16}\right)\) is greater than \(\operatorname{ARRAY}(5)\), the elements below \#6 can be discarded. So the result is
```

LOWER BOUND $=\mathrm{GUESS}+1=\mathrm{BASE}+6$
UPPER BOUND $=$ BASE +6
GUESS $=($ UPPER BOUND + LOWER BOUND $) / 2$
$=06$
$(\operatorname{GUESS})=\operatorname{ARRAY}(6)=0 \mathrm{D}_{16}$

```

Since the value \(\left(0 \mathrm{D}_{16}\right)\) is equal to \(\operatorname{ARRAY}(6)\), the element has been found. If, on the other hand, the value were \(0 \mathrm{E}_{16}\), the new lower bound would be BASE +7 and there would be nothing left to search.

\section*{Entry Conditions}

Value to find in A
Size of the array in bytes in C
Base address of array (address of smallest If the value is found, \((\mathrm{HL})=\) its address. unsigned element) in HL

\section*{Exit Conditions}

Carry \(=0\) if the value is found; 1 if it is not found.

\section*{Examples}
\begin{tabular}{|c|c|c|c|}
\hline \begin{tabular}{l}
Length of \\
Elements \\
\(10_{16}, 2 \mathrm{E}_{16}\)
\end{tabular} & \[
\begin{aligned}
& y=10_{16} \\
& \text { ray are } 01_{16}, 02_{16}, 05_{16}, 07_{16}, 09_{16}, 09_{16}, 0 \mathrm{D}_{16}, \\
& 6,5 \mathrm{D}_{16}, 7 \mathrm{E}_{16}, \mathrm{Al}_{16}, \mathrm{B4}_{16}, \mathrm{D7}_{16}, \mathrm{EO}_{16}
\end{aligned}
\] & \begin{tabular}{l}
Data: \\
Result:
\end{tabular} & \begin{tabular}{l}
Value to find \(=9 B_{16}\) \\
Carry \(=1\), indicating value not found
\end{tabular} \\
\hline 1. Data: & Value to find \(=0 \mathrm{D}_{16}\) & & \\
\hline Result: & Carry \(=0\), indicating value found \((\mathrm{HL})=\). BASE \(+6\left(\right.\) address containing \(0 \mathrm{D}_{1}\) & & \\
\hline
\end{tabular}
;
; ..... ;
Title Binary search ..... ;
Name: BINSCH
Purpose: Search an ordered array of unsigned bytes ..... ;
with a maximum 5 ize of 255 elements ..... ;
Entry: \(\quad\) Register pair \(H L=\) Base address of array ..... ;
Register \(C=\) Size of array ..... ;
Register \(A=\) Byte to find ..... ;
Exit: If the value is found then ..... ;
Carry flag \(=0\) ..... ;
Register pair \(H L=\) Address of value ..... ;
ELSE ..... ;
Carry flag = 1 ..... ;
Registers used: \(A F, B C, D E, H L\) ..... ;
```

; Time: Approximately 114 cycles for each iteration of;
the search loop plus 53 cycles overhead ;
A binary search takes on the order of lag
base 2 of N searches, where N is the number of
elements in the array.
Size: Program 37 bytes
;
*ice;
BINSCH:

| ;EXIT WITH CARRY SET IF NO ELEMENTS IN ARRAY |  |  |
| :--- | :---: | :--- | :--- |
| INC. | $C$ | ;TEST ARRAY SIZE |
| DEC | $C$ |  |
| SCF |  | ;SET CARRY IN CASE SIZE IS O |
| RET | $Z$ | ;RETURN INDICATING VALUE NOT FOUND |
|  |  | ;IF SIZE IS O |

; INITIALIZE LOWER BOUND, UPPER BOLIND OF SEARCH AREA
; LOWER BOUND (DE) = BASE ADDRESS
; UPPER BOUND (HL) = ADDRESS OF LAST ELEMENT
; = BASE ADDRESS + SIZE - 1
LD E,L ;LOWER BQUIND = BASE ADDRESS
$\begin{array}{lll}\text { LD } & \mathrm{D}, \mathrm{H} \\ \text { LD } & \mathrm{B}, \mathrm{O} & \text { EXTEND SIZE TO } 16 \text { BITS }\end{array}$
ADD $\quad H L, B C \quad$ UUPPER BOUND = BASE + SIZE - 1
DEC HL
; save value being sought
ld $C, A$;save value
; ITERATION OF BINARY SEARCH
;1) COMPARE VALUE TO MIDDLE ELEMENT
;2) IF THEY ARE NOT EQUAL, DISCARI HALF THAT
; CANNOT POSSIBLY CONTAIN VALUE (BECAUSE OF ORDERING)
;3) CONTINUE IF THERE IS ANYTHING LEFT TO SEARCH
LOOP:

```
```

;HL = UPPER BOUND

```
;HL = UPPER BOUND
;DE = LOWER BOUND
;DE = LOWER BOUND
;C = VALUE TO FIND
;C = VALUE TO FIND
;FIND MIDDLE ELEMENT
;FIND MIDDLE ELEMENT
;MIDDLE = (UPPER BOUND + LOWER BOUND) / 2
;MIDDLE = (UPPER BOUND + LOWER BOUND) / 2
PUSH HL ; SAVE UPPER BOUND ON STACK
PUSH HL ; SAVE UPPER BOUND ON STACK
ADD HL,DE ;ADD UPPER ROUND AND LOWER BOUND
ADD HL,DE ;ADD UPPER ROUND AND LOWER BOUND
RR H ;DIVIDE 17-BIT SUM BY 2
RR H ;DIVIDE 17-BIT SUM BY 2
RR L
RR L
LD A,(HL) ;GET MIDDLE ELEMENT
LD A,(HL) ;GET MIDDLE ELEMENT
; COMPare midDlE ElEmENT AND valuE
; COMPare midDlE ElEmENT AND valuE
CP C ;COMPARE MIDDLE ELEMENT AND VALUE
CP C ;COMPARE MIDDLE ELEMENT AND VALUE
IR NC,TOOLRG ;
IR NC,TOOLRG ;
; Middle element less than value
```

```
; SO CHANGE LOWER BOUND TO MIDDLE + 1
; SINCE EVERYTHING BELOW MIDDLE IS EVEN SMALLER
EX DE,HL ;LOWER BOUND = MIDDLE + 1
INC DE
POP HL ;RESTORE UPPER BOUND
IR CONT
:MIDILE ELEMENT GREATER THAN OR EQUAL TO VALUE
; SO CHANGE UPPER BOUND TO MIDDLE - 1
; SINCE EVERYTHING ABGVE MIDDLE IS EVEN LARGER
;EXIT WITH CARRY CLEAR IF VALUE FOUND
TOOLRG:
\begin{tabular}{lll} 
INC. & SP & ;DISCARD OLD UPPER BOUND FROM STACK \\
INC. & \(S P\) & -IF MIDDLE ELEMENT SAME AS VALUE \\
RET & \(Z\) & ;RETURN WITH CARRY CLEAR \\
& & ;AND HL = ADDRESS CONTAINING VALUE \\
DEC & \(H L\) & ;UPPER BOUND = MIDDLE -1
\end{tabular}
;CONTINUE IF THERE IS ANYTHING LEFT TO BE SEARCHED
; NOTHING LEFT WHEN LOWER BOLIND ABOVE UPPER BOUND
CONT:
\begin{tabular}{lll} 
LD & \(A, L\) & FFORM UPPER BOUND - LOWER BOUND \\
\(C P\) & \(E\) & FMUST SAVE BOTH, SO USE B-BIT SUBTRACT \\
LD & \(A, H\) & \\
SBC & \(A, D\) & \\
IR & NC,LOOP & CONTINUE IF ANYTHING LEFT TO SEARCH
\end{tabular}
; NOTHING LEFT TO SEARCH SO COULD NOT FIND VALUE :RETURN WITH CARRY SET (MUST BE OR JR NC WOULD HAVE BRANCHED) RET
```

```
;
;
;
%
%
SC9E:
```



|  | JR | Sc9E | ; LOOP FOR | MORE TES | TESTS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | ; DATA |  |  |  |  |
| SIze | EQU | $\mathrm{O1OH}$ | ©SIZE OF | ARray I | in bytes |
| bFSZ: | DR | SIZE | ;SIZE OF | ARRAY I | IN BYTES |
| EF: | DB | 1 | ; BUFFER |  |  |
|  | DB | 2 |  |  |  |
|  | DB | 4 |  |  |  |
|  | DB | 5 |  |  |  |
|  | DB | 7 |  |  |  |
|  | DB | 9 |  |  |  |
|  | DB | 10 |  |  |  |
|  | DB | 11 |  |  |  |
|  | DB | 23 |  |  |  |
|  | DB | 50 |  |  |  |
|  | DB | 81 |  |  |  |
|  | DB | 123 |  |  |  |
|  | DB | 191 |  |  |  |
|  | DB | 199 |  |  |  |
|  | DB | 250 |  |  |  |
|  | DB | 255 |  |  |  |
|  | END |  |  |  |  |

Arranges an array of unsigned word-length elements into ascending order using a quicksort algorithm. Each iteration selects an element and divides the array into two parts, one consisting of elements larger than the selected element and the other consisting of elements smaller than the selected element. Elements equal to the selected element may end up in either part. The parts are then sorted recursively in the same way. The algorithm continues until all parts contain either no elements or only one element. An alternative is to stop recursion when a part contains few enough elements (say, less than 20) to make a bubble sort practical.
The parameters are the array's base address, the address of its last element, and the lowest available stack address. The array can thus occupy all available memory, as long as there is room for the stack. Since the procedures that obtain the selected element, compare elements, move forward and bąckward in the array, and swap elements are all subroutines, they could be changed readily to handle other types of elements.
Ideally, quicksort should divide the array in half during each iteration. How closely the procedure approaches this ideal depends on how well the selected element is chosen. Since this element serves as a midpoint or pivot, the best choice would be the central value (or median). Of course, the true median is unknown. A simple but reasonable approximation is to select the median of the first, middle, and last elements.

Procedure: The program first deals with the entire array. It selects the median of the current first, last, and middle elements to use in dividing the array. It moves that element to the first position and divides the array into two parts or partitions. It then operates recursively on the


#### Abstract

Registers Used: AF, BC, DE, HL Execution Time: Approximately $\mathrm{N} * \log _{2} \mathrm{~N}$ loops through PARTLP plus $2 * \mathrm{~N}+1$ overhead calls to SORT. Each iteration of PARTL.P takes approximately 200 cycles and each overhead call to SORT takes approximately 300 cycles. Thus, the total execution time is on the order of $200 * N * \log _{2} N+300$ * $(2 * \mathrm{~N}+1)$.

Program Size: 206 bytes Data Memory Required: 8 bytes anywhere in RAM for pointers to the first and last elements of a partition ( 2 bytes starting at addresses FIRST and LAST, respectively), a pointer to the bottom of the stack ( 2 bytes starting at address STK BTM), and the original value of the stack pointer ( 2 bytes starting at address OLDSP).

Special Case: If the stack overflows (i.e., comes too close to its boundary), the program exits with the Carry flag set to 1 .


parts, dividing them further into parts and stopping when a part contains no elements or only one element. Since each recursion places six bytes on the stack, the program must guard against stack overflow by checking whether the stack has grown to within a small buffer of its lowest available address.

Note that the selected element always ends up in the correct position after an iteration. Therefore, it need not be included in either partition.

The rules for choosing the middle element are as follows, assuming that the first element is \#1:

1. If the array has an odd number of elements, take the one in the center. For example, if the array has 11 elements, take \#6.
2. If the array has an even number of elements and its base address is even, take the element on the lower (base address) side of the center. For example, if the array starts in $0300_{16}$ and has 12 elements, take \#6.
3. If the array has an even number of elements and its base address is odd, take the element on the upper side of the center. For example, if the array starts in $0301_{16}$ and has 12 elements, take \#7.

## Entry Conditions

Base address of array in HL
Address of last word of array in DE
Lowest available stack address in BC

## Exit Conditions

Array sorted into ascending order, considering the elements as unsigned words. Thus, the smallest unsigned word ends up stored starting at the base address. Carry $=0$ if the stack did not overflow and the result is proper. Carry $=1$ if the stack overflowed and the final array is not sorted.

## Example

1. Data: Length (size) of array $=0 \mathrm{C}_{16}$

Elements $=2 \mathrm{~B}_{16}, 57_{16}, 1 \mathrm{D}_{16}, 26_{16}$, $22_{16}, 2 \mathrm{E}_{16}, 0 \mathrm{C}_{16}, 44_{16}$, $17_{16}, 4 \mathrm{~B}_{16}, 37_{16}, 27_{16}$

Result: The result of the first iteration is:
Selected element $=$ median of the first (\#1 = 2B $\mathrm{B}_{16}$ ), middle (\#6 $=2 \mathrm{E}_{16}$ ), and last ( $\# 12=27_{16}$ ) elements. The selected element is therefore \#1 $\left(2 \mathrm{~B}_{16}\right)$, and no swapping is necessary since it is already in the first position.

At the end of the iteration, the array is

$$
\begin{aligned}
& 27_{16}, 17_{16}, 1 \mathrm{D}_{16}, 26_{16}, \\
& 22_{16}, 0 \mathrm{C}_{16}, 2 \mathrm{~B}_{16}, 44_{16}, \\
& 2 \mathrm{E}_{16}, 4 \mathrm{~B}_{16}, 37_{16}, 57_{16} .
\end{aligned}
$$

The first partition, consisting of elements less than $2 \mathrm{~B}_{16}$, is $27_{16}, 17_{16}, 1 \mathrm{D}_{16}, 26_{16}, 22_{16}$, and $0 \mathrm{C}_{16}$.

The second partition, consisting of elements greater than $2 \mathrm{~B}_{16}$, is $44_{16}, 2 \mathrm{E}_{16}, 4 \mathrm{~B}_{16}$, $37_{16}$, and $57_{16}$.

Note that the selected element $\left(2 \mathrm{~B}_{16}\right)$ is
now in the correct position and need not be included in either partition.

The first partition may now be sorted recursively in the same way:

Selected element $=$ median of the first $\left(\# 1=27_{16}\right)$, middle $\left(\# 3=1 \mathrm{D}_{16}\right)$, and last ( $\# 7=0 \mathrm{C}_{16}$ ) elements. Here, \#4 is the median and must be exchanged initially with \#1.

The final order of the elements in the first partition is

$$
0 \mathrm{C}_{16}, 17_{16}, 1 \mathrm{D}_{16}, 26_{16}, 22_{16}, 27_{16}
$$

The first partition of the first partition (consisting of elements less than $1 \mathrm{D}_{16}$ ) is $0 C_{16}, 17_{16}$. This will be referred to as the $(1,1)$ partition.
The second partition of the first partition (consisting of elements greater than $1 \mathrm{D}_{16}$ ) is $26_{16}, 22_{16}$, and $27_{16}$.

As in the first iteration, the selected element ( $1 \mathrm{D}_{16}$ ) is in the correct position and need not be considered further.

The ( 1,1 ) partition may now be sorted recursively as follows:

Selected element $=$ median of the first (\#1 = 0 $\mathrm{C}_{16}$ ), middle ( $\# 1=0 \mathrm{C}_{16}$ ), and last ( $\# 2=17_{16}$ ) elements. Thus the selected element is the first element ( $\# 1=0 \mathrm{C}_{16}$ ) and no initial swap is necessary.

The final order is obviously the same as the initial order, and the two resulting partitions contain 0 and 1 elements, respectively. Thus the next iteration concludes the recursion, and the other partitions are sorted by the
same method. Obviously, quicksort's overhead is large when the number of elements is small. This is why one might use a bubble sort once quicksort has created small enough partitions.

Note that the example array does not contain any identical elements. During an iteration, elements that are the same as the selected element are never moved. Thus they may end up in either partition. Strictly speaking, then, the two partitions consist of elements "less than or possibly equal to the selected element" and elements "greater than or possibly equal to the selected element."

## REFERENCES

Augenstein, M.J., and Tenenbaum, A.M. Data Structures and PL/I Programming. Englewood Cliffs, N.J.: Prentice-Hall, 1979, pp. 460-71. There is also a Pascal version of this book entitled Data Structures Using Pascal (Englewood Cliffs, N.J.: PrenticeHall, 1982).

Bowles, K.L. Microcomputer Problem Solving Using Pascal. New York: Springer-Verlag, 1977, Chapter 15.

Knuth, D.E. The Art of Computer Programming, Volume 3: Searching and Sorting. Reading, Mass.: Addison-Wesley, 1973, pp. 114-23.
; ..... ;
; ..... ;
$\%$ ..... ;
 ..... ;
Title Quicksort ..... $;$
Name: QSORT ..... ;
i ..... ;
Purpose: Arrange an array of unsigned words into ..... ;
secending order using quicksort, with ..... ;
maximum size of 32,767 words ..... ;Entry: Register pair HL = Address of first word in the ;; Entry: Register pair HL = Address of first word in the ;
Register pair $D E=$ Address of last word in the ..... ;

array ..... ;
Register pair $\mathrm{BC}=$ Lowest available stack ..... ;
address ..... ;
Exit: If the stack did not overflow then ..... ;
array is sorted into ascending order. ..... ;
Carry flag $=0$ ..... ;
Else ..... ;
Carry flag = 1 ..... ;
Registers used: $A F, B C, D E, H L$ ..... ;
Time: The timing is highly data-dependent but the:
quicksort algorithm takes approximately ..... ;
$N \neq \log (N)$ loops through PARTLP. There will be2 N $N+1$ calls to Sort. The number of recursions:will probably be a fraction of $N$ but if all ;data is the same, the recursion could be up to ;N. Therefore the amount of stack space should ;be maximized. NOTE: Each recursion level takes ;;
6 bytes of stack space. ..... ;
In the above discussion $N$ is the number of;
array elements. ..... ;
For example, sorting a 16,384-word array took;
about 27 seconds and 1200 bytes of stack space ..... :
on a $6 \mathrm{MHz} \mathrm{280}$. ..... $\%$
Program 206 bytes Size:;
Data 8 bytes\%

```
;WATCH FOR STACK OVERFLOW
;CALCULLATE A THRESHOLD TO WARN OF QVERFLOW
; (10 BYTES FROM THE END OF THE STACK)
; SAVE THIS THRESHOLD FOR LATER COMPARISONS
;ALSO SAVE THE POSITION OF THIS ROUTINE'S RETURN ADDRESS
; IN THE EVENT WE MUST ABORT BECAUSE OF STACK OVERFLOW
PUSH HL ;SAVE BASE ADDRESS OF ARRAY
LD HL,10 ;ADD SMALL BUFFEF (10 BYTES) TO
ADD HL,BC ; LOWEST STACK ADDRESS
LD (STKBTM),HL SAVE SUM AS BOTTOM OF STACK
    ; FOR FIGURING WHEN TO ABORT
LD HL,2 SAVE POINTER TO RETURN ADDRESS
ADD HL,SP ; IN CASE OF ABORT
LD (OLDSP),HL
POP HL ;RESTORE BASE ADDRESS
; WORK RECURSIVELY THROUGH THE QUICKSORT ALGORITHM AS
; FOLLOWS:
```

```
1. CHECK IF THE PARTITION CONTAINS O OR 1 ELEMENT. MOVE UP A RECURSION LEVEL IF IT DOES.
2. USE MEDIAN TO OBTAIN A REASONABLE CENTRAL VALUE FOR DIVIDING THE CURRENT PARTITION INTO TWO PARTS.
3. MOVE THRQUGH ARRAY SWAPPING ELEMENTS THAT ARE OUT OF ORDER UNTIL ALL ELEMENTS BELOW THE central value are ahead of all elements above THE CENTRAL VALUE. SUBROUTINE COMPARE COMPARES ELEMENTS, SWAP EXCHANGES ELEMENTS, PREV MOVES UPPER BOUNDARY DOWN ONE ELEMENT, AND NEXT MOVES LOWER BOUNDARY UP ONE ELEMENT.
4. CHECK IF THE STACK IS ABOUT TO OVERFLOW. IF IT IS, ABORT AND EXIT.
5. ESTABLISH THE BOUNDARIES FOR THE FIRST PARTITION (CONSISTING OF ELEMENTS LESS THAN THE CENTRAL VALUE) AND SORT IT RECURSI VELY.
6. ESTABLISH THE BOUNDARIES FOR THE SECOND PARTITION (CONSISTING OF ELEMENTS GREATER THAN THE CENTRAL VALIJE) AND SORT IT RECURSIVELY.
; SAVE BASE ADDRESS AND FINAL ADDRESS IN LOCAL STORAGE
LD (FIRST),HL :SAVE FIRST IN LOCAL AREA
EX DE,HL
LD (LAST),HL :SAVE LAST IN LOCAL AREA
;CHECK IF PARTITION CONTAINS O OR 1 ELEMENTS
IT DOES IF FIRST IS EITHER LARGER THAN (O)
OR EQUAL TO (1) LAST.
; STOP WHEN FIRST >= LAST
; DE \(=\) ADDRESS OF FIRST
; HL \(=\) ADDRESS OF LAST
LD A,E ;CALCULATE FIRST - LAST
SUB L ; MUST KEEP BOTH, SO USE 8-BIT SUBTRACT
LD \(\quad A, D\)
SBC \(\quad A, H\)
RET NC ; IF DIFFERENCE POSITIVE, RETURN
; THIS PART IS SORTED
```

SORT:

PARTION:
: USE MEDIAN TO FIND A REASONABLE CENTRAL (PIVOT) ELEMENT ; MOVE CENTRAL ELEMENT TO FIRST POSITION
CALL MEDIAN ;SELECT CENTRAL ELEMENT, MOVE IT ; TO FIRST POSITION
LD C.O ;BIT O OF REGISTER C = DIRECTION ; IF IT'S O THEN DIRECTION IS LIP ; ELSE DIRECTION IS DOWN

[^1]```
IS NOT ALREADY THERE AND MOVE THE BOUNDARY OF THE
FIRST PART DOWN ONE ELEMENT. SIMILARLY, EACH TIME WE
FIND AN ELEMENT THAT BELONGS IN THE SECOND PART (THAT
IS, IT IS GREATER THAN THE CENTRAL ELEMENT), SWAP IT INTO
THE SECOND PART IF IT IS NOT ALREADY THERE AND MOVE
; THE BOUNDARY OF THE SECOND PART UP ONE ELEMENT.
; ULTIMATELY, THE BOUNDARIES COME TOGETHER
; AND THE DIVISION OF THE ARRAY IS THEN COMFLETE
; NOTE THAT ELEMENTS EQUAL TO THE CENTRAL ELEMENT ARE NEVER
; SWAPPED AND SO MAY END UP IN EITHER PART
PARTLP:
; LOOP SORTING UNEXAMINED PART OF THE PARTITION
; UNTIL THERE IS NOTHING LEFT IN IT
LD A,E ;LOWER BOUNDARY - UPPER BOUNDARY
SUB L ; MLIST KEEP BOTH, SO USE 8-BIT SUBTRACT
LD A,D
SBC A,H
JR NC,DONE :EXIT WHEN EVERYTHING EXAMINED
; COMPARE NEXT 2 ELEMENTS. IF OUT OF ORDER, SWAP THEM
; AND CHANGE DIRECTION OF SEARCH
; IF FIRST > LAST THEN SWAP
CALL COMPARE ;COMPARE ELEMENTS
JR C,OK ;JUMP IF ALREADY IN ORDER
JR Z,OK OF IF ELEMENTS EQUAL
; ELEMENTS OUT OF ORDER. SWAP THEM
CALL SWAP ; SWAP ELEMENTS
INC C FHANGE DIRECTION
; REDUCE SIZE OF UNEXAMINED AREA
; IF NEW ELEMENT LESS THAN CENTRAL ELEMENT, MOVE
; TOP BOUNDARY DOWN
IF NEW ELEMENT GREATER THAN CENTRAL ELEMENT, MOVE
; BOTTOM BOUNDARY UP
; IF ELEMENTS EQUAL, CONTINUE IN LATEST DIRECTION
OK:
BIT O,C ;BIT O OF C TELLS WHICH WAY TO GO
IR Z,UP
EX DE,HL
CALL NEXT ;ELSE MOVE TOP BOUNDARY DOWN BY
EX DE,HL
; ONE ELEMENT
CALL PREV ;MOVE BOTTOM BOUNDARY UP BY
JR PARTLP
; THIS PARTITION HAS NOW BEEN SUBLIVIDED INTO TWO
; PARTITIONS. ONE STARTS AT THE TOP AND ENDS JUST
ABOVE THE CENTRAL ELEMENT. THE OTHER STARTS
JUST BELOW THE CENTRAL ELEMENT AND CONTINUES
TO THE BOTTOM. THE CENTRAL ELEMENT IS NOW IN
    ITS PROPER SORTED POSITION AND NEED NOT BE
; INCLUDED IN EITHER PARTITION
```

```
DONE:
    ;FIRST CHECK WHETHER STACK MIGHT OVERFLOW
    ; IF IT IS GETTING TOO CLOSE TO THE BOTTOM, ABORT
    ; THE PROGRAM AND EXIT
    LD HL,(STKBTM) ;CALCLILATE STKBTM - SP
    OR A :CLEAR CARRY
    SBC HL,SP
    UR NC.,ABORT ;EXIT IF STACK TOO LARGE
    ; ESTABLISH BOUNDARIES FOR FIRST (LOWER) PARTITION
    ; LOWER BOUNDARY IS SAME AS BEFORE
    ; LIPPER BOUNDARY IS ELEMENT JUST BELOW CENTRAL ELEMENT
    ; THEN RECURSIVELY QUICKSORT FIRST PARTITION
    PUSH DE :SAVE ADDRESS OF CENTRAL ELEMENT
    LD HL, (LAST)
    PLISH HL ;SAVE ADDRESS OF LAST
    EX DE,HL
    CALL PREV ;CALCULATE LAST FOR FIRST PART
    EX DE,HL
    LD HL, (FIRST) ;FIRST IS SAME AS BEFORE
    CALL SORT ;QUICKSORT FIRST PART
    ;ESTABLISH BOLINLARIES FOR SECOND (UPPER) PARTITION
    - lIPPER BOUNDARY IS SAME AS bEFORE
    ; LOWER BOUNDARY IS ELEMENT JUST ABOVE CENTRAL ELEMENT
    ; THEN RECURSIVELY QUICKSORT SECOND PARTITION
    POP DE ;LAST IS SAME AS BEFIRE
    POP HL ;CALCULATE FIRST FOR SECOND PART
    CALL NEXT
    CALL SORT ;QUICKGORT SECOND PART
    OR A ;CARRY = O FOR NO ERRORS
    RET
    ;ERROR EXIT - SET CARRY
ABORT: LD SP,(OLDSP) ;TOP OF STACK IS ORIGINAL
                                ; RETURN ADDRESS
    SCF FINDICATE ERROR IN SORT
    RET ;RETURN TO ORIGINAL CALLER
```



```
    ; ROUTINE: MEDIAN
    ;PURPOSE: DETERMINE WHICH VALUE IN A PARTITION
    ; SHOULD BE USED AS THE CENTRAL ELEMENT OR PIVOT
    ;ENTRY: DE = ADDRESS OF FIRST VALUE
    ; HL = ADDRESS OF LAST VALLIE
    ;EXIT: DE IS ADDRESS OF CENTRAL ELEMENT
    ;REGISTERS USED: AF,BC,DE
```



```
MEDIAN:
;DETERMINE ADDRESS OF MIDDLE ELEMENT
; MIDDLE := ALIGNED (FIRST + LAST) DIV 2
LD A,L ;ADD ADDRESSES OF FIRST, LAST
ADD A,E ;MUST KEEP BOTH, GO USE 8-BIT
LD C,A ; ADD INSTEAD OF 16-BIT
```



MED1:
PUSH HL ;SAVE LAST
LD L,C
LD $\mathrm{H}, \mathrm{B}$
CALL COMPARE ;COMPARE FIRST AND MIDDLE
POP HL ; RESTORE LAST
IR NC.MIDD1 ; ULIMP IF FIRST $>=$ MIDDLE
; WE KNOW (MIDDLE > FIRST)
; SO COMPARE MIDDLE AND LAST
PUSH DE ;SAVE FIRST
LD E,C
LD D,B
CALL COMPARE ;COMPARE MIDDLE AND LAST
POP DE ;RESTORE LAST
UR C.SWAPMF ;JUMP IF LAST $>=$ MIDDLE
IR $Z, S W A P M F$; MIDDLE IS MEDIAN
; WE KNOW (MIDDLE > FIRST) AND (MIDDLE > LAST)
; SO COMPARE FIRST AND LAST
CALL COMPARE ;COMPARE FIRST AND LAST
RET NC. ;RETURN IF LAST $>=$ FIRST
; FIRST IS MEDIAN
JR SWAPLF ;ELSE LAST IS MEDIAN
; WE KNOW (FIRST >= MIDDLE)
; SO COMPARE FIRST AND LAST
MIDC1:


```
    ;MIDDLE IS MEDIAN, SWAP IT WITH FIRST
SWAPMF:
    PUSH HL :SAVE LAST
    LD L,C. HL = ADDRESS OF MIDDLE
    LD H,B
    CALL SWAP ;SWAP MIDDLE, FIRST
    POP HL ;RESTORE LAST
    RET
    ;LAST IS MEDIAN, SWAP IT WITH FIRST
SWAPLF:
    C.ALL SWAP ;SWAP FIRST AND LAST
    RET
```



```
    ;ROUTINE: NEXT
    ;PURPOSE: MAKE HL POINT TO NEXT ELEMENT
    ;ENTRY: HL = ADDRESS OF CURRENT ELEMENT
    ;EXIT: HL = ADDRESS OF NEXT ELEMENT
    ; REGISTERS USED: HL
```



```
NEXT:
    INC HL :INCREMENT TO NEXT ELEMENT
    INC HL
    RET
```



```
        ;ROUTINE: PREV
        ;PURPOSE: MAKE HL POINT TO PREVIOUS ELEMENT
        #ENTRY: HL = ADDRESS OF CURRENT ELEMENT
        :EXIT: HL = ADDRESS OF PREVIOUS ELEMENT
        ;REGISTERS USED: HL
```



```
PREV:
    DEC HL ;DECREMENT TO PREVIOUS ELEMENT
    DEC HL
    RET
```



```
;ROUTINE: COMPARE
;PURPOSE: COMPARE DATA ITEMS POINTED TO BY DE AND HL
;ENTRY: DE = ADDRESS OF DATA ELEMENT 1
; HL = ADDRESS OF DATA ELEMENT 2
;EXIT: IF ELEMENT 1 > ELEMENT 2 THEN
; C}=
; Z = O
| IF ELEMENT 1 < ELEMENT 2 THEN
; C = 1
; Z = 0
; IF ELEMENT 1 = ELEMENT 2 THEN
; C = O
; Z = 1
;REGISTERS USED: AF
```



```
COMPARE:
\begin{tabular}{lll} 
INC & \(H L\) & ;POINT TO HIGH BYTES \\
INC & DE & \\
LD & \(A,(D E)\) & \\
\(C P\) & \((H L)\) & ;COMPARE HIGH BYTES \\
DEC & \(D E\) & ;POINT TO LOW BYTES \\
DEC & \(H L\) & \\
RET & \(N Z\) & RETURN IF HIGH BYTES NOT ERUAL \\
LD & \(A,(D E)\) & ;OTHERWISE, COMPARE LOW BYTES \\
\(C P\) & \((H L)\) &
\end{tabular}
```



```
;ROUTINE: SWAP
;PURPOSE: SWAP ELEMENTS POINTED TO BY DE,HL
;ENTRY: DE = ADDRESS OF ELEMENT 1
; HL = ADDRESS OF ELEMENT 2
;EXIT: ELEMENTS SWAPPED
;REGISTERS USED: AF,B
```



```
SWAF:
\begin{tabular}{lll} 
BWAP & LOW BYTES & \\
LD & B, (HL) & \\
LD GET ELEMENT 2 \\
LD & A, (DE) & ; GET ELEMENT 1 \\
LD & A, B , A & ;STORE NEW ELEMENT 2 \\
LD & (DE), A & \\
INC & \(H L\) & ;STORE NEW ELEMENT \\
INC & \(D E\) &
\end{tabular}
;SWAP HIGH BYTES
\begin{tabular}{llll} 
LD & \(B,(H L)\) & ;GET ELEMENT 2 \\
LD & \(A,(D E)\) & ;GET ELEMENT 1 \\
LD & \((H L), A\) & ;STORE NEW ELEMENT 2 \\
LD & \(A, B\) & & \\
LD & \((D E), A\) & STORE NEW ELEMENT & 1 \\
\(D E C\) & \(H L\) &
\end{tabular}
DEC DE
RET
; IATA SECTION
FIRST: DS 2 POINTER TO FIRST ELEMENT OF PART
LAST: DS 2 ;POINTER TO LAST ELEMENT OF PART
STKBTM: DS 2 ;THRESHOLD FOR STACK OVERFLOW
QLDSP: IS 2 ;POINTER TO ORIGINAL RETURN ADDRESS
```


## 346 ARRAY OPERATIONS

```
SC9F:
            ; SORT AN ARRAY BETWEEN BEGBUF (FIRST ELEMENT)
            ; AND ENDBUF (LAST ELEMENT)
            ; START STACK AT 5000 HEX AND ALLOW IT TO EXPAND
            ; AS FAR AS 4FOO HEX
            LD SP,5000H ;SET UP A STACK AREA
            LD BC,4FOOH ;BC = LOWEST AVAILABLE STACK ADDRESS
            LD HL,BEGRUF ;HL = ADDRESS OF FIRST ELEMENT OF ARRAY
            LD DE,ENDBUF ;DE = ADLRESS OF LAST ELEMENT OF ARRAY
            C:ALL QSORT ; SORT
                            ; RESULT FOR TEST DATA IS
                            ; 0,1,2,3, ... ,14,15
            JR SCYF :LOOP FOR MORE TESTS
            ; DATA SECTION
BEGBUF: DW 15
            DW 14
            DW 13
            DW 12
            DW 11
            DW 10
            DW 9
            DW 8
            DW 7
            DW G
            DW 5
            DW 4
            IW 3
            DW 2
            DW 1
ENDBUF: DW O
    ENDI
```

Tests a RAM area specified by a base address and a length in bytes. Writes the values $0, \mathrm{FF}_{16}$, $\mathrm{AA}_{16}\left(10101010_{2}\right)$, and $55_{16}\left(01010101_{2}\right)$ into each byte and checks whether they can be read back correctly. Places 1 in each bit position of each byte and checks whether it can be read back correctly with all other bits cleared. Clears the Carry flag if all tests run properly. If it finds an error, it exits immediately, setting the Carry flag and returning the test value and the address at which the error occurred.

Procedure: The program performs the single value checks (with $0, \mathrm{FF}_{16}, \mathrm{AA}_{16}$, and $55_{16}$ ) by first filling the memory area and then comparing each byte with the specified value. Filling the entire area first should provide enough delay between writing and reading to detect a failure to retain data (perhaps caused by improperly designed refresh circuitry). The program then performs the walking bit test, starting with bit 7 ;

Registers Used: AF, BC, DE, HL
Execution Time: Approximately 633 cycles per byte tested plus 663 cycles overhead
Program Size: 82 bytes
Data Memory Required: None

## Special Cases:

1. An area size of $0000_{16}$ causes an immediate exit with no memory tested. The Carry flag is cleared to indicate no errors.
2. Since the routine changes all bytes in the tested area, using it to test an area that includes itself will have unpredictable results.

Note that Case 1 means this routine cannot be asked to test the entire memory. Such a request would be meaningless anyway since it would require the routine to test itself.
3. Testing a ROM causes a return with an error indication after the first occasion on which the test value differs from the memory's contents.
here it writes the data into memory and attempts to read it back immediately for a comparison.

## Entry Conditions

Base address of test area in HL
Size of test area in bytes in DE

## Exit Conditions

If an error is found:
Carry $=1$
Address containing error in HL
Test value in A
If no error is found:
Carry $=0$
All bytes in test area contain 0

## Example

$$
\text { 1. Data: } \begin{aligned}
& \text { Base address }=0380_{16} \\
& \text { Length (size) of area }=0200_{16}
\end{aligned}
$$

Result: Area tested is the $0200_{16}$ bytes starting at address $0380_{16}$, that is, addresses $0380_{16}$ through $057 \mathrm{~F}_{16}$. The order of the tests is

1. Write and read 0
2. Write and read $\mathrm{FF}_{16}$
3. Write and read $\mathrm{AA}_{16}\left(10101010_{2}\right)$
4. Write and read $55_{16}\left(01010101_{2}\right)$
5. Walking bit test, starting with 1 in bit 7. That is, start with $10000000_{2}$ $\left(80_{16}\right)$ and move the 1 one position right for each subsequent test of a byte.
; ;
;
Title RAM test itle RAM test;
;
Name: RAMTST;

RAMTST:

| ;EXIT | WITH NO ERRORS IF AREA SIZE IS O |  |
| :--- | :--- | :--- |
| LD | $A, D$ | ;TEST AREA SIZE |
| OR | $E$ |  |
| RET | $Z$ | ;EXIT WITH NO ERRORS IF SIZE IS ZERO |
| LD | $B, \square$ | ;BC = AREA SIZE |
| LD | $C, E$ |  |

;FILL MEMORY WITH O AND TEST
SUB A
CALL FILCMP
RET C EEXIT IF ERROR FOUND
; FILL MEMORY WITH FF HEX (ALL 1'S) AND TEST
LD A,OFFH
CALL FILCMP
RET C FEXIT IF ERROR FOUND
; FILL MEMORY WITH AA HEX (ALTERNATING $1^{\prime \prime} S$ AND $0^{\prime} S$ ) AND TEST
LD A,OAAH
CALL FILCMP
RET C ;EXIT IF ERROR FOUND
; FILL MEMORY WITH 55 HEX (ALTERNATING $0^{\prime}$ 's AND 1 'S) AND TEST
LD A,55H
CALL FILCMF
RET C ; EXIT IF ERROR FOUND

WLKLP:
; PERFORM WALKING BIT TEST. PLACE A 1 IN BIT 7 AND
; SEE IF IT CAN BE READ BACK. THEN MOVE THE 1 TO
; BITS Є, 5, 4, 3, 2, 1, AND 0 AND SEE IF IT CAN
; BE READ EACK

WLKLF1:

| LD | A, 10000000B | ; MAKE BIT 71, ALL OTHER BITS 0 |
| :---: | :---: | :---: |
| LD | (HL), A | ; STORE TEST PATTERN IN MEMORY |
| CP | (HL) | ; TRY TO READ IT BACK |
| SCF |  | ; SET CARRY IN CASE OF ERROR |
| RET | NZ | ; RETURN IF ERROR |
| RRCA |  | ; ROTATE PATTERN TO MOVE 1 RIGHT |
| CP | 10000000B |  |
| IR | NZ, WLKLPP1 | ; CONTINUE LINTIL 1 IS BACK IN BIT 7 |
| LD | (HL), 0 | ; CLEAR BYTE JUST CHECKED |
| INC | HL |  |
| DEC | BC | ; DECREMENT AND TEST 16-BIT COUNTER |
| LII | A, B |  |
| OR | C |  |
| JR | NZ, WLKLP | ; CONTINUE UNTIL MEMORY TESTED |
| RET |  | ; NO ERRORS (NOTE OR C CLEARS CARRY) |



```
;ROUTINE: FILCMP
;PURPOSE: FILL MEMORY WITH A VALUE AND TEST
; that it can be read back
```


## 350

```
;ENTRY: A = TEST VALUE
HL = BASE ADDRESS
BC = SIZE OF AREA IN BYTES
IF NO ERRORS THEN
                CARRY FLAG IS O
    ELSE
        CARRY FLAG IS 1
        HL = ADDRESS OF ERROR
        DE = BASE ADDRESS
        BC = SIZE OF AREA IN BYTES
        A = TEST VALIIE
;REGISTERS LISED: AF,BC,DE,HL
```



```
FILCMP:
\begin{tabular}{lll} 
PUSH & HL & ;SAVE BASE ADDRESS \\
PUSH & BC & SAVE SIZE OF AREA
\end{tabular}
LD E,A ;SAVE TEST VALUE
LD (HL),A ;STORE TEST VALUE IN FIRST BYTE
DEC BC ;REMAINING AREA = SIZE - 1
LD A,B ;CHECK IF ANYTHING IN REMAINING AREA
OR C
LD A,E ;RESTORE TEST VALUE
UR Z,COMPARE ;BRANCH IF AREA WAS QNLY 1 BYTE
;FILL REST OF AREA USING BLOCK MOVE
; EACH ITERATION MOVES TEST VALUE TO NEXT HIGHER ADDRESS
LD I,H FDESTINATION IS ALWAYS SOURCE + 1
LD E,L
INC. DE
LDIR ;FILL MEMORY
; NOW THAT MEMORY HAS BEEN FILLED, TEST TO SEE IF
; EACH BYTE CAN BE READ BACK CORRECTLY
COMPARE:
PUP EC ;RESTORE SIZE OF AREA
POP HL ;RESTORE BASE ADDRESS
PUSH HL ;SAVE BASE ADDRESS
PUSH BC. SAVE SIZE OF VALLUE
; COMPARE MEMORY AND TEST VALUE
CMPLP:
CPI
IR NZ,CMPER FIUMP IF NOT EQUAL
IF PE,CMPLF ;CONTINLIE THROLGG ENTIRE AREA
                                    ; NOTE CPI CLEARS P/V FLAG IF IT
                                    ; DECREMENTS BC TO O
; NO ERRORS FOUND, SO CLEAR CARRY
POP BC ;RC = SIZE OF AREA
PQP HL ;HL = BASE ADDRESS
OR A ;CLEAR CARRY, INDICATING NO ERRORS
RET
; ERROR EXIT, SET CARRY
;HL = ADDRESS OF ERROR
;A = TEST VALIIE
```

| C.MPER: |  |  |
| :--- | :--- | :--- | :--- |
| PQP | $B C$ | ;DE $=$ SIZE OF AREA |
| POP | $D E$ | ;BC $=$ BASE ADDRESS |
| SCF |  | SET CARRY, INDICATING AN ERROR |

SC9G:
; TEST RAM FROM 2000 HEX THROLIGH 3OOF HEX
; SIZE OF AREA $=1010$ HEX BYTES
LD HL, 2000 H ; HL = BASE ADDRESS
LD DE, $1010 \mathrm{H} \quad$;DE $=$ NLIMBER OF BYTES
CALL RAMTST ; TEST MEMORY
; CARRY FLAG SHOULD BE O
.IR GCFG $\operatorname{LOOP}$ FOR MORE TESTING
END

## Jump Table (JTAB)

Transfers control to an address selected from a table according to an index. The addresses are stored in the usual Z80 format (less significant byte first), starting at address JMPTAB. The size of the table (number of addresses) is a constant, LENSUB, which must be less than or equal to 128 . If the index is greater than or equal to LENSUB, the program returns control immediately with the Carry flag set to 1 .

Procedure: The program first checks if the index is greater than or equal to the size of the table (LENSUB). If it is, the program returns control with the Carry flag set. If it is not, the program obtains the starting address of the appropriate subroutine from the table and jumps to it.

Registers Used: AF
Execution Time: 117 cycles overhead, besides the time required to execute the actual subroutine

Program Size: 21 bytes plus 2 * LENSUB bytes for the table of starting addresses, where L.ENSUB is the number of subroutines

Data Memory Required: None
Special Case: Entry with an index greater than or equal to LENSUB causes an immediate exit with the Carry flag set to 1 .

## Entry Conditions

Index in A

## Exit Conditions

If (A) is greater than LENSUB, an immediate return with Carry $=1$. Otherwise, control is transferred to the appropriate subroutine as if an indexed call had been performed. The return address remains at the top of the stack.

## Example

$\left.\begin{array}{cc}\text { 1. Data: } & \text { LENSUB (size of subroutine table) }=03 \\ & \text { Table consists of addresses SUB0, SUB1, } \\ \text { and SUB2. } \\ \text { Index }=(A)=02\end{array}\right\}$


|  | LD | A, (HL) | ; MOVE ROUTINE ADDRESS TO HL |
| :---: | :---: | :---: | :---: |
|  | INC. | HL |  |
|  | LD | H, (HL) |  |
|  | LD | L, A |  |
|  | EX | (SP), HL | ; RESTORE OLD HL, PUSH ROLITINE ALIDRESS |
|  | RET |  | ; Ullmp to routine |
| LENSUB | EQU | 3 | ; NUMBER OF SUBROUTINES IN TABLE |
| JMFTAE: |  |  | ; JUMMF TABLE |
|  | IW | SUIEO | ; ROUTINE O |
|  | DW | SUB1 | ; ROUTINE 1 |
|  | DW | SUB2 | ;ROUTINE 2 |
|  | ; THREE | TEST SUBROLITINES | FOR ILIMP TAELE |
| SUBO: |  |  |  |
|  | $\begin{aligned} & \operatorname{LD} \\ & \text { RET } \end{aligned}$ | A, 1 | ; TEST ROUTINE 0 SETS (A) $=1$ |
| SUB1: |  |  |  |
|  | $\begin{aligned} & \operatorname{LD} \\ & \text { RET } \end{aligned}$ | A, 2 | ; TEST ROUTINE 1 SETS (A) $=2$ |
| SUE2: |  |  |  |
|  | $\begin{aligned} & \text { LD } \\ & \text { RET } \end{aligned}$ | A, 3 | ; TEST ROUITINE 2 SETS (A) $=3$ |
| ; |  |  |  |
| ; |  |  |  |
| ; | SAMPLE | EXECUTION: |  |
| ; |  |  |  |
| ; |  |  |  |

SC:FH:
SUB A
CALL ITAB
; EXECUTE ROUTINE O
; AFTER EXECUTION, (A) = 1

| LD | A, 1 | ; EXECUTE ROUTINE 1 |
| :---: | :---: | :---: |
| CALL | ITAB | ; AFTER EXECUTION, (A) $=2$ |
| LD | A, 2 | ; EXECUTE RQUTINE 2 |
| CALL | ITAB | ; AFTER EXECUTION, (A) $=3$ |
| LD | A, 3 | ; EXECUTE ROUTINE 3 |
| C.ALL | ITAB | ; AFTER EXECUTION, CARRY $=1$ |
| UR | SC.9H | ; LOOP FOR MORE TESTS |
| END |  |  |

# Read a Line from a Terminal 

Reads a line of ASCII characters ending with a carriage return and saves them in a buffer. Defines the control characters Control H (08 hex), which deletes the latest character, and Control X ( 18 hex), which deletes the entire line. Sends a bell character ( 07 hex) to the terminal if the buffer overflows. Echoes each character placed in the buffer. Echoes non-printable characters as an up arrow or caret ( ${ }^{\wedge}$ ) followed by the printable equivalent (see Table 10-1). Sends a new line sequence (typically carriage return, line feed) to the terminal before exiting.
RDLINE assumes the following system-dependent subroutines:

1. RDCHAR reads a character from the terminal and puts it in the accumulator.
2. WRCHAR sends the character in the accumulator to the terminal.
3. WRNEWL sends a new line sequence to the terminal.

These subroutines are assumed to change all user registers.
RDLINE is an example of a terminal input handler. The control characters and I/O subroutines in a real system will, of course, be computerdependent. A specific example in the listing is for a computer running the $\mathrm{CP} / \mathrm{M}$ operating system with a standard Basic Disk Operating System (BDOS) accessed by calling memory address $0005_{16}$. Table $10-2$ lists commonly used $\mathrm{CP} / \mathrm{M}$ BDOS functions. For more information on CP/M, see Osborne CP/M User Guide, Second Edition by Thom Hogan (Berkeley: Osborne/McGraw-Hill, 1982).
Procedure: The program starts the loop by reading a character. If the character is a carriage

Registers Used: AF, BC, DE, HL
Execution Time: Approximately 162 cycles to place an ordinary character in the buffer, not including the execution time of RDCHAR or WRCHAR

Program Size: 148 bytes
Data Memory Required: None

## Special Cases:

1. Typing Control H (delete one character) or Control X (delete the entire line) when the buffer is empty has no effect.
2. The program discards an ordinary character received when the buffer is full, and sends a bell character to the terminal (ringing the bell).
return, the program sends a new line sequence to the terminal and exits. Otherwise, it checks for the special characters Control H and Control X. If the buffer is not empty, Control H makes the program decrement the buffer pointer and character count by 1 and send a backspace string (cursor left, space, cursor left) to the terminal. Control X makes the program delete characters until it empties the buffer.

If the character is not special, the program determines whether the buffer is full. If it is, the program sends a bell character to the terminal. If not, the program stores the character in the buffer, echoes it to the terminal, and increments the character count and buffer pointer.

Before echoing a character or deleting one from the display, the program must determine whether the character is printable. If it is not (that is, it is a non-printable ASCII control character), the program must display or delete two characters, the control indicator (up arrow or caret) and the printable equivalent (see Table 10-1). Note, however, that the character is stored in its non-printable form.

Table 10-1: ASCII Control Characters and Printable Equivalents

| Name | Hex Value | Printable Equivalent | Name | Hex Value | Printable Equivalent |
| :---: | :---: | :---: | :---: | :---: | :---: |
| NUL | 00 | Control@ | DLE | 10 | Control P |
| SOH | 01 | Control A | DCl | 11 | Control Q |
| STX | 02 | Control B | DC2 | 12 | Control R |
| ETX | 03 | Control C | DC3 | 13 | Control S |
| EOT | 04 | Control D | DC4 | 14 | Control T |
| ENQ | 05 | Control E | NAK | 15 | Control U |
| ACK | 06 | Control F | SYN | 16 | Control V |
| BEL | 07 | Control G | ETB | 17 | Control W |
| BS | 08 | Control H | CAN | 18 | Control X |
| HT | 09 | Control I | EM | 19 | Control Y |
| LF | 0A | Control J | SUB | 1 A | Control Z |
| VT | 0B | Control K | ESC | 1B | Control [ |
| FF | 0 C | Control L | FS | 1 C | Control |
| CR | 0D | Control M | GS | 1D | Control ] |
| SO | 0E | Control N | RS | 1 E | Control ${ }^{\wedge}$ |
| SI | 0F | Control O | VS | 1F | Control |

Table 10-2: BDOS Functions for CP/M 2.0

| Function Number (Decimal in Register C) | Function Name | Input Parameters | Output Parameters |
| :---: | :---: | :---: | :---: |
| $\begin{gathered} 0 \\ 1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 6 \\ 6 \\ 6 \\ 7 \\ 8 \\ 9 \\ 10 \\ 11 \end{gathered}$ | System Reset <br> Console Input <br> Console Output <br> Reader Input <br> Punch Output <br> List Output <br> Direct Console Input <br> Direct Console Output <br> Get I/O Byte <br> Set I/O Byte <br> Print String <br> Read Console Buffer <br> Get Console Status | None <br> None <br> $\mathrm{E}=\mathrm{ASCII}$ character <br> None <br> $\mathrm{E}=\mathrm{ASCII}$ character <br> $\mathrm{E}=\mathrm{ASCII}$ character <br> $\mathrm{E}=\mathrm{FF}_{16}$ <br> $\mathrm{E}=\mathrm{ASCII}$ character <br> None <br> $\mathrm{E}=\mathrm{IOBYTE}$ <br> $\mathrm{DE}=$ String Address <br> $\mathrm{DE}=$ Buffer Address <br> None | None <br> $\mathrm{A}=\mathrm{ASCII}$ character <br> None <br> $\mathrm{A}=\mathrm{ASCII}$ character <br> None <br> None <br> $\mathrm{A}=\mathrm{ASCII}$ character or 00 <br> if no character is available <br> None <br> $A=$ IOBYTE <br> None <br> None <br> (Data in buffer) <br> $\mathrm{A}=00$ (no character) or $\mathrm{A}=$ $\mathrm{FF}_{16}$ (character ready) |

## Entry Conditions

Base address of buffer in HL
Length (size) of buffer in bytes in A

## Exit Conditions

Number of characters in the buffer in A

## Examples

1. Data: Line from keyboard is 'ENTERcr' Result: $\quad$ Character count $=5$ (line length)

Buffer contains 'ENTER'
'ENTER' is sent to terminal, followed by a new line sequence (typically either carriage return, line feed or just carriage return).
Note that the 'cr' (carriage return) character does not appear in the buffer.
2. Data: Line from keyboard is 'DMcontrol HNcontrol XENTETcontrolHRcr'
Result: $\quad$ Character count $=5$ (length of final line)
Buffer contains 'ENTER'
'DMBackspaceStringNBackspaceStringBackspaceStringENTETBackspaceStringR' is sent to terminal, followed by a new line sequence. The Backspace String deletes a character from the screen and moves the cursor left one space.
The sequence of operations is as follows:

| Character | Initial | Final | Sent to |
| :--- | :--- | :--- | :--- |
| Typed | Buffer | Buffer | Terminal |


| D | Empty | 'D' | D |
| :--- | :--- | :--- | :--- |
| M | 'D' | 'DM' | M |
| Control H | 'DM' | 'D' | Backspace string |
| N | 'D' | 'DN' | N |
| Control X | 'DN' | Empty | 2 Backspace strings |
| E | Empty | 'E' | E |
| N | 'E' | 'EN' | N |
| T | 'EN' | 'ENT', | T |
| E | 'ENT' | 'ENTE' | E |
| T | 'ENTE' | 'ENTET' | T |
| Control H | 'ENTET' | 'ENTE' | Backspace string |
| R | 'ENTE' | 'ENTER' | R |
| cr | 'ENTER' | 'ENTER' | New line string |

What has happened is
a. The operator types ' $D$ ', ' $M$ '.
b. The operator sees that ' M ' is wrong (it should be ' N '), types Control H to delete it, and types ' N '.
c. The operator then sees that the initial ' $D$ ' is also wrong (it should be ' $E$ '). Since the error is not in the latest character, the operator types Control X to delete the entire line, and then types 'ENTET'.
d. The operator sees that the second ' T ' is wrong (it should be ' R '), types Control H to delete it, and types ' $R$ '.
e. The operator types a carriage return to end the line.

ESIIATES

| BELL | EQLI | 07 H | - EELL CHAFACTER (RINGE EELL CIN TEFMINAL) |
| :---: | :---: | :---: | :---: |
| ESKEY | EQUI | OBH | - EAEKSFAEE KEYEIAFL EHARACTEF |
| CR | EQU | OLH | - GAFIRIAGE RETUFN FGFi CINSOILE |
| CRKEY | EDII | OLH | ; CARRIABE RETIIRN KEVEIARDI EHARAI.TEF' |
| CSFLFT | EQLI | O8H | - MCIVE CLIFEOF LEFT FOF CONEGLE |
| DELKEY | EQU | 1 BH | ; LIELETE LINE KEEYBIARLI CHARAITEF' |
| LF | EQu | OAH | - LINE FEEI FOR CUNEGLE |
| SPACE | E®U | 2 OH | : SFACE CHAFACTEF |
| LIPARFIW | EQU | 5EH | : UF AFFIW CIF CARET LIEELI AE CONTFOL INLICATGR |
| BDOS | EQU | 0005H | ; ELIE ENTFY FOINT |
| LIFIO | EQUI | 6 | - BLICIS IIFEECT I/CI FLINCTICIN |
| FSTRG | EQLI | 9 | ; ELIIS FRINT STRING FINETICN |
| ETERM | EQU | - ${ }^{\prime}$ | \%CF/M ©TFING TEFMINATCIF |

ROLINE:

; INITIALIZE CHARACTEF COLINT TO ZERO
INIT:
LD E.O $\quad$ CHARAC:TEF CULINT $=0$
; FEAD CHARACTERS IINTIL A CARFI AIEE RETLFN IS TYFELI

RLLLOIP:
CALL RICHAR : REAL CHARACTER FROM KEYEOARD - NO ECHI
: CHECK FOR CARFIAGE FETIRN. EXIT IF FOLIND
CP ERKEY
JR Z.EXITRD :END QF LINE IF CARRIAGE RETURN
: CHECK FOR EACKSFACE AND IELETE CHARACTER IF FOIND
CF ESKEY
IF NZ.RDLPI :EFANCH IF NOT EACKEFACE
CALL EACKEF IF EACKSFACE, DELETE DNE CHARACTER
JF RLILOOF ; THEN ETART REAL LOGF AGAIN
: CHECK FIR DELETE LINE CHARAITER AND EMPTY BUFFER IF FOUND
FOLLF1:

| EF | DELKEY |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IR | NZ, RTLLFE | : BRANCH IF NOT DELETE LINE |  |  |  |  |
| CALL | EACKSF | - DELETE A CHAFiAC:TEF |  |  |  |  |
| .JR | NZ, DEL. 1 | ; CONTINUE UNTIL EUIFFER EMPTY |  |  |  |  |
| UFi | RELLGOF' | : THIS ACTL | ALLY | BACKS UF | CIVER | EACH |
|  |  | ; EHARACTE | R RA | THER THAN | . 115 S | MOVING |

: NOT A SPELIAL CHARACTEF
: CHECK IF EUFFEK IS FULL
; If Flill. RING BELL AND CONTINUE
; IF NOT FULL., STGFE CHARAC:TER ANLI ECHO
ROLP2:

| LII | E, A | ; EAVE CHARAC:TER |
| :---: | :---: | :---: |
| LD | A, E | ; IS EUIFFER FIILL? |
| CF | C | ; COMFARE COUNT AND EIJFFER LENGTH |
| .JR | $\mathrm{C}, \mathrm{STRCH}$ | ; Illimp IF BlIFFER NOT FIJLL |
| LD | A , BELL. | ;FULL, RING THE TERMINAL'S BELL |
| CALL | WRCHAR |  |
| JF | RLILOMP | : THEN CONTINUE THE READ LOOP |

GTRCH:

| L.II | A. E | ; GET C:HARAC:TER BACK |
| :---: | :---: | :---: |
| LI | (HL), A | ; STORE CHARACTER IN BUFFER |
| INC: | HL | : INC:REMENT EUFFER PGINTER |
| INC: | E | ; INEREMENT CHARAETER COLINT |

IF CHARACTER IS CONTROL, THEN GUTFUT
; UP ARFIDW FDILLOWED BY PRINTABLE EQUIVALENT
CF SFACE :CONTROL IF LESS THAN SPACE (2O HEX)
JR NE,PRTH :JIMMP IF A PRINTAELE CHARACTER
FUEH AF : SAVE CHARACTER
LI A, UFARRW ; WRITE IJP ARROW DR CARET
C:ALL WRCHAR
FOF AF ; RECOVER CHARACTER
ALIL A.4OH ;CHANGE TO FRINTAELE FORM
EAL WREHAR :ECHI CHARACTER TO TERMINAL
IR FDILGOF ; THEN CONTINLE REALI LGOF

```
    EXIT
    :EENLI NEW LINE SEQUENCE (UGUALLY CR,LF) TO TERMINAL
    : GET LENGTH OF LINE
EXITRD:
\begin{tabular}{lll} 
CALL & WFNEWL & :EENI NEW LINE GEQUENGE \\
LI & \(A, E\) & :LINE LENGTH \(=\) GHARACTER COUNT
\end{tabular}
LI A.B
RET
```



```
; FIIITINE: RLICHAR
;FURFGSE: REAI CHAFACTER EUT IIO NOT ECHG TG CONEOLE
;ENTRY: NDNE
:EXIT: FEGISTER A = CHAFACTTER
:REGISTERS USED: ALL EXIEPT EC, HL
#
RDICHAR:
FUEH HL :SAVE EC,HL
FISH BC
:WAIT FOF CHARACTER FFGM CONSGLE
RIWAIT:
\begin{tabular}{|c|c|c|}
\hline LII & C.EIFIIO & ; IIREST CONEOLE I/O \\
\hline LII & E, OFFH & ; INDIEATE INFUT \\
\hline CALL & EDOE & - FEAL CHAFIACTEF FROM cingole \\
\hline OR & A & :LODP IF NO CHAFAITER ( \(A=0\) ) \\
\hline JFi & Z. FIWAIT & \\
\hline FOF & DE & ; RESTORE EL, HL \\
\hline FGF' & HL & \\
\hline FET & & : FETURN WITH CHARACTER IN FEG \\
\hline
\end{tabular}
```



```
: ROUITINE: WFCHAR
;FIIRPOSE: WRITE IHARACTEF TO CONGOLEE
:ENTRY: FEGISTER A = CHARACTEF
;EXIT: NONE
;REGISTERS USED: ALL EXCEFT EI', HL
```



```
WRCHAR:
```




WRNEWL:
FUSH HL :GAVE EC.HL

FIIEH BC
: GENI NEW LINE ETRING TO CONGGLE
LII [IE,NLETRG ; FOINT TO NEW LINE STFING
IALL WRETRG : SEND STRING TO CONSOLE
FOP ELC ;RESTORE EL, HL
FOF $\quad \mathrm{HL}$
FET
NLETRG: LIE CF,LF, ETEFM ;NEW LINE ETRING
; NOTE: STERM (专) IS GF/M TERMINATOK
; FIOITINE: EACKGF
: FURFGEE: FEFFGRM A LESTRULTIVE EACKEFACE
: ENTFY: $B=$ NUMBER DF CHARACTEFS IN EULFFER
: HL = NEXT AVAILAELE EUFFEF ADIRESS
:EXIT: IF NO CHAFALTERS IN EUFFEF: $Z=1$
; ELSE
; $\quad Z=0$
; CHARAITER REMDVED FROM BIJFFER
; FEGISTEFG LISEL: ALL EXEEFT C, HL

EACKSF:
: EHELK FOF EMFTY BIFFEF:

| $1 .[1$ | A, E | ; TEST | NUMEEF IF | EHAFACTEFE |
| :---: | :---: | :---: | :---: | :---: |
| Ofi | A |  |  |  |
| FET | Z | : EXIT | IF EIIFFER | EMFTY |

: DUTFUT EACKGPAEE ETRING
: TO REMOVE CHAFACTER FROM LISPLAY
DEL HL BEEREMENT EUFFER FOINTEF
FUSH HL :GAVE EC, HL.
FUSH EL

LI A. (HL) :GET CHAFAC:TEF
CF EOH ;IS IT A CONTROL?
IR NC, ESI : NO, BRANCH, DELETE ONLY GNE CHAFACTER
LI DE, ESSTRG ; YES, DELETE 2 EHARALTERS
(UF AFFOW ANI FRINTAELE EQUIVALENT)
EAI WRETRG ; WRITE EACKEFACE STRING
LII DE, ESETKG
EALL WRETRG ; WRITE EACKSFACE STRING:
FOF EC: :FESTORE BE, HL
FOF HL

```
    ; LECFEMENT CHAFACTER COUNT EY 1
    DEL E :DNE LESS CHARACTER IN BUFFER
    FET
    ; LIESTRUCTIVE BACKSFACE ETRING FOF CONEOLE
    MMOVES GURGOR LEFT, FRINTS SFAEE OVER CHARAITER. MOVES
    ; CURGOR LEFT
    ;NOTE: STEFM (韦) IS EF/M STRING TERMINATOR
ESETFG: IIB CSRLFT,SFACE,CSRLFT,STERM
```



```
    ; ROLITINE: WRETRG
    :FURFGSE: OUITFUT STFING TO CONEQLE
    ;ENTRY: HL = EASE ALILRESS DF ETRING
    ;EXIT: NONE
    ;REGISTERS ISELI: ALL EXCEPT EC
```



```
WRETRG:
\begin{tabular}{|c|c|c|}
\hline FUSH & EC: & ; SAVE EC: \\
\hline LII & C, FSTRG & ;FINCTION IS FRINT STRING \\
\hline CALL & ELIOS & ; QUTPUT STRING TEFMINATEI WITH \(\$\) \\
\hline POF' & EC: & ; RESTORE ER \\
\hline
\end{tabular}
: ;
```



```
; SAMFLE EXECLITICIN:
; (a)
;
    : EQLIATES
FFOMFT EGUI ?O
SC10A:
            ; REALI LINE FROM COONGOLE
LD A, PROMPT ; DUITPIT FROMFT (?)
            C:ALL WRC:HAR
            LI HL,INEUFF ;HL = INFUT EUFFER ADDRESE;
            LD A,LINBUF ;A = BIIFFER LENGTH
            CALL RDLINE ;READ A LINE
            OR A ;TEST LINE LENBTH
            IR Z,SC:IOA ;NEXT LINE IF LENGTH IS O
            ;ECHO LINE TO CONSOLE
            LD B,A ;SAVE NUMEER OF CHARAC:TERE IN EUFFER
            LD HL,INBUFF ;POINT TO START DF EUFFER
TLOOF:
```



```
IR SC:OA
```


## 364 INPUT/OUTPUT

|  | ; IIATA | SECTION |
| :--- | :--- | :--- |
| LINELIF | EGU | 16 |
| INBUIAFF: | LI | LINEUF |
|  | ENLI |  |

; LENGTH GIF INFUT BUFFER ; INFIIT EIJFFER

## Write a Line to an Output Device (WRLINE)

Writes characters until it empties a buffer with given length and base address. Assumes the system-dependent subroutine WRCHAR, which sends the character in the accumulator to the output device.

WRLINE is an example of an output driver. The actual I/O subroutines will, of course, be computer-dependent. A specific example in the listing is for a CP/M-based computer with a standard Basic Disk Operating System (BDOS) accessed by calling address $0005_{16}$.

Procedure: The program exits immediately if the buffer is empty. Otherwise, it sends characters

Registers Used: AF, BC, DE, HL
Execution Time: 18 cycles overhead plus 43 cycles per byte besides the execution time of subroutine WRCHAR
Program Size: 22 bytes
Data Memory Required: None
Special Case: An empty buffer causes an immediate exit with nothing sent to the output device.
to the output device one at a time until it empties the buffer. The program saves all temporary data in memory rather than in registers to avoid dependence on WRCHAR.

## Entry Conditions

Base address of buffer in HL
Number of characters in the buffer in A

## Exit Conditions

None

## Example

1. Data: Number of characters $=5$ Buffer contains 'ENTER'
Result: 'ENTER' sent to the output device

| : ${ }^{\text {\% }}$ |  |  |  |
| :---: | :---: | :---: | :---: |
| ; |  |  | ; |
| ; |  |  |  |
| ; ; |  |  |  |
| ; | Title | Write line | ; |
| ; | Name: | WFLINE | ; |
| ; |  |  | : |
| ; |  |  | ; |


| ; | Fırpose: | Write characters tor CP/M EDOS EON: devire | ; |
| :---: | :---: | :---: | :---: |
| ; | Entry: |  | ; |
| ; |  | Register pair HL = Ease address of buffer | ; |
| ; |  | Fegister $A=$ Number of characters in buffer | ; |
| ; |  |  | ; |
| ; | Exit: | Norne | ; |
| ; |  |  | ; |
| ; | Fegisters used: | All | ; |
| ; |  |  | ; |
| ; | Time: | Nat applicable | ; |
| ; |  |  | ; |
| ; | Gize: | Fragram 22 bytes | ; |
| ; |  |  | ; |
| ; |  |  | ; |

; ESIIATES

WRLINE:
; EXIT IMMEDIATELY IF EUIFFER IS EMFTY
OR A ;TEST NUMBER IF CHARACTERS
RET $Z$; RETURN IF EISFFER EMFTY
LI E,A ;E = COUNTER ; HL = BASE ALILFESS GF EUFFEF

- LOOF SENDING EHARAGTERS TO DUTFUTT DEVIGE
WFLLLF:

| LII | A, (HL) | ; GET NEXT CHARACTER |
| :---: | :---: | :---: |
| CALL | WREHAF | : SENL EHARAETER TO DIITFUTT DEVICE |
| INC: | HL | ; INCREMENT EIIFFER FOINTER |
| [1.INZ | WRLLP | ; DECREMENT COUNTER |
|  |  | ; CONTINUE UNTIL ALL CHARACTERS SENT |

RET

; RIUITINE: WROHAR
; PURFQISE: WFITE CHARACTER TO GIITFUT [IEVICE
; ENTRY: REGISTER $A=$ CHARAICTER
;EXIT: NONE
; REGISTERS LSED: AF, DE

WRCHAR:

| FUSH | HL | ; SAVE EC: HL |
| :---: | :---: | :---: |
| PUSH | EH: |  |
| L.LI | C, IIFIG | ; IIFECT I/O FUNCTICIN |
| LII | E, A | ; CHARACTER IN REGIETER E |
| EALL | BLIS | ; OUITPIIT CHARALTER |
| FCOF | EC: | ; FEETORE EC, HL |
| FOP | HL |  |
| FET |  |  |

```
; ;
; ;
; GAMFLLE EXECUITION: ;
; ;
; ;
```



```
:CHAFACTER EQUIATES
CR EQU OLH ;CARRIAGE RETIIRN FOR EONSOLE
LF EQUI OAH ILINE FEED FOR CONEOLE
PROMPT ESUI "?` ;DPERATOR PROMMPT = QUESTION MARK
GC10E:
; FEALI LINE FROIM COINSGLE
LD A,PRIMPT ; OUTPUT PROMFT (?)
C:ALL WFCHAF
LI DE,INEUIFF FFOINT TO INFUT BUFFER
LI C,FCEUFF ;EDING READI LINE FUNCTIGN
EALL ELISS ;REALILINE FROM EONSOLE
LI A,LF ;GUTFUT LINE FEED
CALL WFLHAR
    ;WFITE LINE TO CONSOLE
\begin{tabular}{|c|c|c|}
\hline LD & HL, INEISFF+1 & ;FOINT AT LENGTH BYTE FETIIRNED BY CF/M \\
\hline LI & A, M & ; GET LENGTH OF LINE \\
\hline INC & HL & ; FOINT TO FIRST DATA BYTE DF INEUFF \\
\hline CALL & WRL INE & ; WFITE LINE \\
\hline LI & HL, CRLF & ; Olitput carkiage return, LINE FEEI \\
\hline LD & A, 2 & ; LENGTH CIF CRLF ETRING \\
\hline CALL & WRLINE & ; WRITE ERLF STRING \\
\hline JR & SC10B & ; CONT INIIE \\
\hline \multicolumn{3}{|l|}{; IATA SECTION} \\
\hline DB & C:R, LF & ; CARFIAGE FETURN, LINE FEEI \\
\hline EQU & 1 OH & ; LENGTH DF INPUTT BUFFER \\
\hline DE & LINBUF & ; LENGTH OF INFUT EUFFER \\
\hline DS & LINBUF & ; DATA BUFFER \\
\hline
\end{tabular}
ENL
```


# CRC-16 Checking and Generation <br> (ICRC 16,CRC 16,GCRC16) 

Generates a 16 -bit cyclic redundancy check (CRC) based on the IBM Binary Synchronous Communications protocol (BSC or Bisync). Uses the polynomial $\mathrm{X}^{16}+\mathrm{X}^{15}+\mathrm{X}^{2}+1$. Entry point ICRC16 initializes the CRC to 0 and the polynomial to the appropriate bit pattern. Entry point CRC16 combines the previous CRC with the CRC generated from the current data byte. Entry point GCRC16 returns the CRC.

Procedure: Subroutine ICRC16 initializes the CRC to 0 and the polynomial to a 1 in each bit position corresponding to a power of X present in the formula. Subroutine CRC16 updates the CRC for a data byte. It shifts both the data and the CRC left eight times; after each shift, it EXCLUSIVE-ORs the CRC with the polynomial if the EXCLUSIVE-OR of the data bit and the CRC's most significant bit is 1 . Subroutine CRC16 leaves the CRC in memory locations CRC (less significant byte) and CRC +1 (more

> Registers Used:
> 1. ICRC16: HL
> 2. CRC16: None
> 3. GCRC16: HL.
> Execution Time:
> 1. ICRC16: 62 cycles
> 2. CRC16: 148 cycles overhead plus an average of 584 cycles per data byte, assuming that the previous CRC and the polynomial must be EXCLUSIVE-ORed in half of the iterations
> 3. GCRC16: 26 cycles

## Program Size:

1. ICRC16: 13 bytes
2. CRC16: 39 bytes
3. GCRC16: 4 bytes

Dato Memory Required: 4 bytes anywhere in RAM for the CRC ( 2 bytes starting at address CRC) and the polynomial ( 2 bytes starting at address PLY)
significant byte). Subroutine GCRC16 loads the CRC into HL.

## Entry Conditions

1. ICRC16: none
2. CRC16: data byte in A, previous CRC in memory locations CRC (less significant byte) and CRC +1 (more significant byte), CRC polynomial in memory locations PLY (less significant byte) and PLY+1 (more significant byte)
3. GCRC16: CRC in memory locations CRC (less significant byte) and CRC +1 (more significant byte)

## Exit Conditions

1. ICRC16:0 (initial CRC value) in memory locations CRC (less significant byte) and CRC +1 (more significant byte), CRC polynomial in memory locations PLY (less significant byte) and PLY +1 (more significant byte)
2. CRC16: CRC with current data byte included in memory locations CRC(less significant byte) and CRC +1 (more significant byte)
3. $\mathrm{GCRC} 16: \mathrm{CRC}$ in HL

## Examples

1. Generating a CRC
a. Call ICRC16 for initialization and to start the CRC at 0 .
b. Call CRC16 repeatedly to update the CRC for each data byte.
c. Call GCRC16 to obtain the final CRC.
2. Checking a CRC
a. Call ICRCl6 for initialization and to start the CRC at 0 .
b. Call CRC16 repeatedly to update the CRC for each data byte (including the stored CRC) for checking.
c. Call GCRC16 to obtain the final CRC; it will be 0 if there were no errors.

Note that only ICRC16 depends on the particular CRC polynomial used. To change the polynomial, simply change the data ICRC16 loads into
memory locations PLY (less significant byte) and PLY+1 (more significant byte).

## Reference

J.E.McNamara. Technical Aspects of Data Communications, 2nd ed. Billerica, Mass.: Digital Press, 1982. This book contains explanations of CRC and communications protocols.
Title Generate CFC-16 ;
Name: $\quad$ TRI:
;
;
Furpose: Generate a 16 -bit CFiC based on IEMs Einary ;
synchranous Communications pratacal. The CRC is ;
based on the polynomial: ;
(* indicates "to the power") ;
$x^{\wedge} 1 \Leftrightarrow+x^{\wedge} 15+x^{\wedge} \underline{5}+1$
To genarate a CRC :
1) Call IGFCís ta initialize the CFC:
polynamial and elear the ERC .
2) Call CRCiG for each data byte. ;
3) Eall GLFCiG to abtain the ERC. ;
It should then be appended to the data,
high byte first.
;
To sherk a CRC:;

1) Call ICRC16 to initialize the CRC.2) Call CRCis for eaish data byte andthe 2 bytes of CRC: previously generated.;
2) Call GCRCio to obtain the GRC. It willbe zera if no errors accurred.
Entry: ICRC16 - NaneCRC16 - Register A = Llata byte
GCRC:16 - Nane
Exit: ICRC1G-CRC, PLY initialized
CRC1G - CRC updated
GLRC1E - HL = CRC
Registers used: None
Time: $\quad 143$ eymles gverhead plus an average of 584cycles per byte, assuming that half theiterations require EXLLUSIVE-ORing the CRC:and the polynomial.

Size:
Pragram 56 bytes ..... ;
Dlata 4 bytes ..... ;;

CRC16:

| :SAVE | REGISTERS |
| :--- | :--- |
| PUSH | AF |
| PUSH | BC |
| FUSH | DE |
| FUSH | $H L$ |



CRCLF:

; BIT 7 WAE 1, GO EXCLUEIVE-OR CFC WITH FOLYNOMIAL
LI A,E ;BET LOW EYTE OF FOLYNOMIAL
XOFF $L$ EXCLUSIVE OR WITH LOW RYTE GF CRO
LD L,A
LI A,D ;GET HIGH EYTE OF FGLYNOMIAL
XOR H FEXLUSIVE GR WITH HIGH EYTE GF ERC

```
GRCLF1:
\begin{tabular}{|c|c|c|}
\hline LII & A, C & ; FESTGRE LIATA \\
\hline RLA & & : SHIFT NEXT LIATA EIT TG BIT \\
\hline [1..JNZ & CRCLF & ; LEEREMENT EIT CQUNTER \\
\hline & & ; .ULIMF IF NOT THFIOLIGH E EITS \\
\hline LII & (CRC), HL & ; Save lifiated cric \\
\hline
\end{tabular}
    ; REGTORE REGISTEFIS AND EXIT
    PGF HL
    FOF [IE
    FOF EC
    POF AF
    RET
```



```
    ; ROIITINE: IERC1E
    ;PUFPOSE: INITIALIZE CRC: AND FLLY
    ;ENTRY: NONE
    ;EXIT: CFC: ANI FOLYNOMIAL INITIALIZEL
    ;REGISTERS USEII: HL
```



```
ICRC1G:
    LI HL,O ;CFC=O
    LEI (LFC),HL
    LI HL,OEOOEH ;PLY = EOO5H
    LD (FLY),HL :GOOSH IS FOR X^1E+X^1S+X^2+1
    ;A }1\mathrm{ IE IN EACH EIT FGGITIGN
    ; FOR WHICH A FOWER AFPEARS IN
    ; THE FORMLILA (BITS O, 2, ANI 15)
    RET
```



```
    ; ROUITINE: GORC1G
    ;PUFFGGE: GET ERC VALUE
    ;ENTRY: NGNE
    ;EXIT: FEGISTER FAIF HL = CRC: VALIIE
    ;REGISTERS LSELI: HL
```



```
GCRC1G:
    LD HL,(CRC) ;HL = CRT
    RET
    # IIATA
CRT: LIS z
PLY: [SE Z
```

- CRE VALUE ;FOLYNGMIAL VALIUE

```
    CALL ICRC1E ;INITIALIZE CFC, FOLYNOMIAL
    LD A,1 ;GENERATE CRC FOR 1
    CALL EFClG
    CALL GORG1G
    EX DE,HL ;GAVE CRC IN DE
    GALL ICRC1E :INITIALIZE AGAIN
    LII A,I
    CALL CRC1E
    LII A,I
    CALL CRC1G ; AND STOREI CRC ALSO
    LD A,E
    CALL CRC16
    CALL GEFC1G ;CFC SHOIILD EE ZERO IN HL
    ;GENERATE CRC FOR THE SEQIENDE 0,1,2,...,255 ANL CHECK IT
    C:ALL ICRCIE FINITIALIZE CRC, FOLYNOMIAL
    LD E,O :START DATA BYTES AT O
GENLF:
    LI A,B ;GET [IATA EYTE
    CALL ERC1G :UPDATE ERC
    INC B ;ADI 1 TO FROLILCE NEXT [IATA EYTE
    IR NZ,GENLF ;ERANCH IF NOT LIONE
    C:ALL GCRC16 ;GET RESULTING CRC:
    EX DE,HL ;AND SAVE IT IN DE
    #CHECK CRC: EY GENERATING IT AGAIN
    CALL IGRCIG INITIALIZE CRC, POLYNOMIAL
    LII E.O :START LIATA BYTES AT O
CHKLP:
LD A,E :GET IIATA EYTE
CALL ERC16 :LIFLIATE ERC
INC: B :ADI I TO FROLILCE NEXT IIATA EYTE
JR NZ,CHKLF
;ALGO INCLULE STORED CRC IN CHECK
LI A,D :IPLIATE FOR HIGH BYTE OF STGRED ERC
CALL CRC1G
LD A,E :UFLIATE FOR LOW EYTE GF STGRED CRC
CALL ERE1E
CALL GCRC16 ;GET RESULLTING CRC
    ; IT SHOULLD BE O
    .IR SC1OC
    ENLI
```


## I/O Device Table Handler (IOHDLR)

Performs input and output in a deviceindependent manner using I/O control blocks and an I/O device table. The I/O device table is a linked list; each entry contains a link to the next entry, the device number, and starting addresses for routines that initialize the device, determine its input status, read data from it, determine its output status, and write data to it. An I/O control block is an array containing the device number, operation number, device status, and the base address and length of the device's buffer. The user must provide IOHDLR with the base address of an I/O control block and the data if only one byte is to be written. IOHDLR returns the status byte and the data (if only one byte is read).
This subroutine is an example of handling input and output in a device-independent manner. The I/O device table must be constructed using subroutines INITDL, which initializes the device list to empty, and ADDDL, which adds a device to the list.
An applications program will perform input or output by obtaining or constructing an I/O control block and then calling IOHDLR. 1OHDLR uses the I/O device table to determine how to transfer control to the I/O driver.

Procedure: The program first initializes the status byte to 0 , indicating no errors. It then searches the device table, trying to match the device number in the $\mathrm{I} / \mathrm{O}$ control block. If it does not find a match, it exits with an error number in the status byte. If it finds a match, it

## Registers Used:

1. IOHDLR: AF, BC, DE, HL,IX
2. INITDL: HL
3. ADDDL: DE

## Execution Time:

1. IOHDLR: 270 cycles overhead plus 90 cycles for each unsuccessful match of a device number
2. INITDL: 36 cycles
3. ADDDL: 72 cycles

Program Size:

1. IOHDLR: 70 bytes
2. INITDL: 7 bytes
3. ADDDL: 12 bytes

Data Memory Required: 3 bytes anywhere in RAM for the device list header ( 2 bytes starting at address DVLST) and temporary storage for data to be written without a buffer (1 byte at address BDATA)
checks for a valid operation and transfers control to the appropriate routine from the device table entry. That routine must end by transferring control back to the original caller. If the operation is invalid (the operation number is too large or the starting address for the routine is 0 ), the program returns with an error number in the status byte.

Subroutine INITDL initializes the device list, setting the initial link to 0 .

Subroutine ADDDL adds an entry to the device list, making its base address the head of the list and setting its link field to the old head of the list.

## Entry Conditions

1. IOHDLR: Base address of input/ output control block in IX

## Exit Conditions

1. IOHDLR: I/O control block status byte in A if an error is found;

Data byte (if the operation is to write one byte) in A

## 2. INITDL: None

## 3. ADDDL: Base address of a device table entry in HL

## Example

1. The example in the listing uses the following structure:

Input/Output Operations

## Operation

Number Operation
$0 \quad$ Initialize device
1 Determine input status
2 Read I byte from input device
3 Read N bytes (normally 1 line) from input device
4 Determine output status
$5 \quad$ Write 1 byte to output device
$6 \quad$ Write N bytes (normally 1 line) to output device

Input/Output Control Block

Index Contents
0 Device number
1 Operation number
Status
3 Less significant byte of base address of buffer
4 More significant byte of base address of buffer
5 Less significant byte of buffer length
6 More significant byte of buffer length

## Device Table Entry

## Index Contents

0 Less significant byte of link field (base address of next entry)
otherwise, the routine exits to the appropriate I/O driver. Data byte in A if the operation is to read one byte
2. INITDL: Device list header (addresses DVLST and DVLST+1) cleared to indicate empty list
3. ADDDL: Device table entry added to list

1 More significant byte of link field (base address of next entry)
Device number
Less significant byte of starting address of device initialization routine
More significant byte of starting address of device initialization routine
Less significant byte of starting address of input status determination routine
More significant byte of starting address of input status determination routine
Less significant byte of starting address of input driver (read 1 byte only)
More significant byte of starting address of input driver (read 1 byte only)
Less significant byte of starting address of input driver ( N bytes or 1 line)
More significant byte of starting address of input driver ( N bytes or 1 line)
Less significant byte of starting address of output status determination routine
More significant byte of starting address of output status determination routine
Less significant byte of starting address of output driver (write 1 byte only)
More significant byte of starting address of output driver (write 1 byte only)
Less significant byte of starting address of output driver ( N bytes or 1 line)
More significant byte of starting address of output driver ( N bytes or 1 line)

If an operation is irrelevant or undefined (such as output status determination for a keyboard or input driver for a printer), the corresponding starting address in the device table is 0 .

## Status Values

| Value | Description |
| :---: | :--- |
| 0 | No errors |
| 1 | Bad device number (no such device) <br> 2 |
| Bad operation number (no such operation <br> or invalid operation) |  |
| 3 | Input data available or output device ready <br> Buffer too small for use by CP/M BDOS <br> function 10 (Read Console Buffer). This <br> function requires 2 bytes for the buffer <br> length and character count. |


The device table is implemented as a linked ..... ;
list. Two routines maintain the list: INITDL, ..... ;
which initializes the device list to empty, and$A D D D L$, which adds a device to the list.;
A device table entry has the following form: ..... ;
DVTBL $+0=$ Low byte of link field ..... ; ..... ;
DVTRL $+1=$ High byte of link field ..... ;
DVTBL $+2=$ Device number
DVTBL $+3=$ Low byte of device initialization ..... $;$DUTBL $+4=$ High byte of device initializationDVTBL $+5=$ Low byte of input status routineDVTBL $+6=$ High byte of input status routineDVTBL $+7=$ Low byte of input 1 byte routineDVTBL $+8=$ High byte of input 1 byte routine;
DVTBL $+9=$ Low byte of input $N$ bytes routine
DUTBL $+10=\mathrm{High}$ byte of input $N$ bytes routine
DVTBL $+11=$ Low byte of output status routine
DVTBL $+12=$ High byte of cutput status routine
DVTBL $+13=$ Low byte of autput 1 byte routine
DVTBL $+14=$ High byte of output 1 byte routine
DVTBL $+15=$ Low byte of cutput $N$ bytes routine;
DVTBL $+16=$ High byte of output $N$ bytes routine ;
Entry: Register $I X=$ Base address of IUCBRegister $A=$ For write 1 byte, contains thedata (no buffer is used)
Exit: Register $A=$ Copy of the IOCB status byte Except contains the data forread 1 byte (no buffer is used)Status byte of IOCB is $O$ if the operation was ;completed successfully; otherwise, it contains;the error number.
Status value Description ..... ;;
function 10 (Read Console :
Buffer)
Time: $\quad 270$ cycles minimum plus 90 cycles for each
device in the list which is not the requested ;
device
$\begin{array}{rlr}\text { Size: } & \text { Program } 89 \text { bytes } \\ & \text { Data } \quad 3 \text { bytes }\end{array}$
$\begin{array}{rlr}\text { Size: } & \text { Program } 89 \text { bytes } \\ & \text { Data } \quad 3 \text { bytes }\end{array}$
Bad device number
Bad operation number
Input data available or output:
device ready
Buffer too small for CP/M BDOS ;;

    1
    
    1 Bad device number2 Bad operation number3 Input data available or outputdevice ready
    No errors ;


IGHDLR:

| LII | (BLIATA), A | ; Save liata eyte for write 1 EYtE |
| :---: | :---: | :---: |
| ; INITIALIZE STATUS EYTE TO ZERD (NO ERRDRE) <br> LII (IX+IOCEST), NOERF ; STATUS = NO ERRORE |  |  |
|  |  |  |
| ; CHECK THAT DPERATION IS VALII |  |  |
| LII | A, (IX + IGCEGO) | ; GET OPERATIUN NLIMEER FROM IGCE |
| LII | B, A | : SAVE UPERATION NIMBER |
| CP | NUMOP | ; IS GPERATION NUMEER WITHIN LIMIT? |
| UR | NC, BADMP | : UUMP IF DPERATIGN NUMBER TOO LAFIGE |
| ; SEAFCH LEVICE LIST FOF THIS DEVICE |  |  |
| ; $C=$ I OCB DEVICE NUMBER |  |  |
| ; LIE = POINTER TO LEVICE LIST |  |  |
| LII | C. ( $\mathrm{IX}+\mathrm{ILICBLN}$ ) | ; $C=I G E B$ DEVICE NUMBER |
| LII | LEE, (IVLST) | ; DE = FIRST ENTRY IN DEVICE LIST |
| ; DE = POINTER TO DEVICE LIST |  |  |
| ; $\mathrm{B}=$ OPPERATIGN NUMEER |  |  |
| $; \mathrm{C}=\mathrm{RE}$ | QUESTED DEVICE NUM | MBER |

SFCHLF:



## INITIL:

```
; INITIALIZE mEVICE LIST HEADEF TO O TO INDICATE NO LEVIGEG
LD HL,O ;HEADEF = O \EMFTY LIST:
LD (IIVLET),HL
RET
```


; ROUIT INE: AMIILL
;FURFGSE: ADL LEVICE TO LEVICE LIST
;ENTRY: REGISTER HL = AMLRESS OF DEVICE TAELE ENTFY
:EXIT: DEVICE ALILELI TO LEVICE LTET
;REGISTERS LSEEI: LE

ALIMDL:

| LII | DE, (LVLET) | ; GET CUFFENT HEAL OF LIEVILE LIST |
| :---: | :---: | :---: |
| LD | (HL), E | ; STORE GURRENT HEAD OF DEVICE LIST |
| INC: | HL | ; INTO LINE FIELII GF NEW LIEVICE |
| LII | (HL.), II |  |
| DEC: | HL |  |
| LII | (IVLST), HL | : MAKE IULST FGINT AT NEW LIEVICE |
| RET |  |  |
| - IATA SECTION |  |  |
|  | 2 | ; LEVILE LIST HEADEF |
| [S | 1 | ; DATA EYTE FOR WFITE 1 EYTE |

; GAMFLE EXEQUTIUN: ;
This test routine sets up the CF/M console as ;
device 1 and the $\sigma P / M$ printer as device $2 . \quad$;
The routine then reads a line from the console and ;
echaes it to the console and the printer. ;
; EHARAGTER EDUATES

| C: | EOU | OLH | CAFFIIAGE RETURN CHARACTEF |
| :---: | :---: | :---: | :---: |
| LF | EDI | OAH | ; LINE FEEL CHARAITER |
|  | ; CF/ | equates |  |
| Encis | ESTI | 0005 H | ; ALDFESS GF CF/M ELIS ENTFIY FGINT |
| EINF | ESII | 1 | ; BLIS LONEOLE INFUT FLINOTION |
| COUTF | EDU | 2 | ; ELOG CONEGLE OUITFUT FIINCTIGN |
| LOUIT | EDU | 5 | ; ELIES LIST DUTFUT FINICTIDN |
| RCEUF | EQU | 10 | ; ELIGG REAL CONEOLE EUFFER FUNCTIGN |
| cETAT | EDU | 11 | EDOS CONGOLE STATIS FINCTION |

EC1OL:

| ;INITIALIZE LEVICE LIST, FOINT TG IGCE |  |  |
| :--- | :--- | :--- |
| GALL | INITGL | ;INITIALIZE DEVIGE LIST |
| LE | IX,IOGE | FOINT TG IOGE |

:SET UF CONEQLE AS DEVIEE 1 AND INITIALIZE IT

; LODP READING LINES FROM CONSDLE, AND ECHOING THEM TO ; CONEGLE ANL FKINTEF UNTIL A ELANK LINE IS ENTERED TSTLF:

| LII | ( IX + IOCELIN), 1 | - DEVICE NUMEEF $=1$ (CONEOLE) |
| :---: | :---: | :---: |
| LII | (IX+IOLESOP), RNEY | TE ; OPERATION IS READ N EYTES |
| LII | HL, LENEUF |  |
| LII | (IOLE + I ICEBL ) , HL | :SET ELIFFER LENGTH TG LENEIJF |
| C:ALIL | IOHLLF | ; FEALI A LINE |

: OUTFIUT LINE FEED TO CONGOLE
LI (IX + IOGEGF), W1EYTE ; OFERATION IS WRITE 1 BYTE
LII A,LF ; EHARACTER IS LINE FEEI

CALL IOHLILF ;WRITE 1 EYTE (LINE FEEDI)


ECHO:

| ; OUTFUT LINE |  |  |
| :---: | :---: | :---: |
| LL | (IX I IGCELN), A | : GET LIEVICE NUMEEF IN IOCE |
|  |  | ; NOTE THAT ECHO WILL SENI A LINE |
|  |  | ; to any mevice. the lievice nlimeef |
|  |  | ; IS IN THE ACCUMILLATOR |
| LII | (IX+IOCECIF) , WNEY | TE ; SET GIPERATION TO WRITE N EYTES |
| CALL | IOHDLR | ; WRITE N BYTES |
| ; OLITFUT | CARRIAGE FETURN/LINE FEEI |  |
| LII | (IX+IOLEOF), WIBYTE :SET DPERATION TO WRITE 1 EYTE |  |
| LI | A, CR | \% CHARACTER IG CARRIAGE FETURN |
| CALL | IOHDLR | ; WRITE 1 BYTE |
| LII | A, LF | - CHARACTER IS LINE FEED |
| CALL | IOHDLR | ; WRITE 1 EYTE |



```
;CONEGILE FEAII 1 EYTE
GIN:
    FUEH IX ;GAVE IX
    LI E,EINF ;BDOS EONBOLE INFUT FUNETION
    CALL EDOE FREAD 1 BYTE FROM CONGOLE
    FOF IX
FEET
:CONEGLE READ N EYTES
CINN:
;REALI LINE USING EDOG REAII CONEGIE EUFFER FUNCTIGN
; EDIE REALI LONGOLE BUFFER FINCTIIN ISES THE FOLLOWING EUJFER FORMAT:
; BYTE O: BLIFFER LENGTH (MAXIMLIM NLMEEF GF CHARACTERS)
; EYTE 1: NLMBER DF CHARAITERS FEAD (LINE LENGTH)
; EYTES 2 GIN: ACTUAL CHARACTERE
FUSH IX ; EAVE EASE ALIREES DF IDGE
LII A, (IX+IOCEEL) ;GET EUFFEF LENGTH
SLBB 3 BLIFFER MIST EE AT LEAST 3 CHARACTERE
    ; TO ALLOW FOR MAXIMUM LENGTH AND COUNT
    ; ISEL EY BDOS READ CONSOLE EUFFER
IF: NC,CINN1 ;UUIMF IF EUIFFER LONG ENGIIGH
LD (IX+IGCBST), BUFERR :SET ERROR STATLE - EUFFER TOG SMALL
FET
CINN1: INC: A
LII E,(IX+IUCEEA) :GET BUFFEF ADLRESS FRGM IGIGE
LII [I, (IX IOMBEA+1)
FUSH LE ; SAVE EUFFER ALILRESE
LD (DE),A %SET MAXIMUMM LENGTH IN BIFFER 
EALL ELIS ;REALI BIIFFER
; FETIINN NUMEER OF DHARALTERG REALI IN THE IORE
FOIF HL ;FESTGRE EUFFER ALIIRESS
FIOF IX FRESTORE EASE ADLRESS OF IOCE
INE: HL ;FOINT TO NLMEER OF CHAFACTTERS REAI
LD A,(HL) :GET NUMEER DF CHAFALTERE FEAL
LII (IX+IOCEEL),A :GET BUFFER LENGTH IN IGICE
LII (IX +IGEEEL+1),O ; WITH UPFER EYTE = 0
; MOVE IIATA TO FIFET EYTE OF EIIFFER
; LROPPING GNEFHEAD (EUFFER LENGTH, LINE LENGTH)
; FETURNED EY CF/M. LINE LENGTH IS NOW IN THE IGOE
OR A ;TEST LINE LENGTH
FET Z ;FETLIRN IF LENGTH WAE O
LD C,A :EC = NUMEER OF BYTES
LII E,O
LI I,H ;FGINT TO ETART OF EUFFER +
LI E,L
INC. HL
;HL = SOUIRCE = FIRGT EYTE OF LIATA
; 2 EYTES BEYOND START
LIEC: IE :LE = DESTINATION (FIFST EYTE OF EUFFEF)
LIIR ;MONE DATA LOWN 2 BYTES IN EUIFFER
GUE A
    ; STATLIS = NO ERRIRE
```




```
;ROUTINE: OUITN
;FURFGSE: OUITPUTT N C:HARAC:TERS
;ENTRY: REGISTER HL = CHARACTER OUTFUIT SLIBROLITINE ADIDRESS
; REGISTEF IX = EASE ADIRESS OF AN IOCE
;EXIT: LIATA IUITFUIT
; REGISTERE USED: AF,BC,HL
```



```
; STORE ALIRESS GIF CHARACTER GUTFUIT SUEROLITINE
LD (COSR).HL :SAVE ADDRESS
;GET NUMEER GF EYTES, EXIT IF LENGTH IS O
; EC = NIMBER OF BYTES
LI C,(IX+IGICEEL) ;BC: = ELIFFER LENGTH
LD B,(IX+IDGEBL+1)
LI A,B ;TEST EUFFER LENGTH
OB C
RET Z ;EXIT IF ELIFFER EMFTY
```

IUTN:
: DET DUTPUT BUFFER ADDRESS FROM IDGB
; HL = EUFFER ADIRESS
LD L, (IX LIDCBEA ) ;HL = EIIFFER ADILRESS
LI $\quad H,(I X+I O C E E A+1)$
OUTLP:

| LD | A, (HL) |  |
| :---: | :---: | :---: |
| FUSH | HL | ; SAVE EUFFEF FOINTER, COLINT |
| PIISH | BC |  |
| CALL | LIESUE | ; OUTFUT CHAFAC:TER |
| POP | EC | ; RESTIRE COUNT, RUIFFER POINTER |
| FOF' | HL |  |
| INC: | HL | ; FOINT TO NEXT CHAFAC:TER |
| DEC | EC: | ; DECREMENT AND TEST EIUNT |
| LD | A, E |  |
| GR | C |  |
| UR | NZ, CHITLF | ; CONTINUE UNTIL COUNT $=0$ |
| RET |  |  |


| [IOEUB: | LII | HL, (COER ) |  |
| :---: | :---: | :---: | :---: |
|  | .IP | (HL) | ; GOTO FOUTINE |

COER: LW O ALIIEES GF CHARACTEF OUITFUT GUEROUTINE
ENLI

Initializes a set of I/O ports from an array of port device addresses and data values. Examples are given of initializing the common Z80 programmable I/O devices: CTC, PIO, and SIO.
This subroutine is a generalized method for initializing I/O sections. The initialization may involve data ports, data direction registers that determine whether bits are inputs or outputs, control or command registers that determine the operating modes of programmable devices, counters (in timers), priority registers, and other external registers or storage locations.
Tasks the user may perform with this routine include:

1. Assigning bidirectional $\mathrm{I} / \mathrm{O}$ lines as inputs or outputs
2. Initializing output ports
3. Enabling or disabling interrupts from peripheral chips
4. Determining operating modes, such as whether inputs are latched, whether strobes are produced, how priorities are assigned, whether timers operate continuously or only on demand, etc.
5. Loading starting values into timers and counters
6. Selecting bit rates for communications
7. Clearing or resetting devices that are not tied to the overall system reset line
8. Initializing priority registers or assigning

Registers Used: AF, BC, DE, HL
Execution Time: 22 cycles overhead plus $46+21 * N$ cycles for each port, where N is the number of bytes sent.

Program Size: 11 bytes plus the size of the table (at least 3 bytes per port plus I byte for a terminator)
Data Memory Required: None
initial priorities to interrupts or other operations
9. Initializing vectors used in servicing interrupts, DMA requests, and other inputs.

Procedure: For each port, the program obtains the number of bytes to be sent and the device address. It then sends the data values to the port using a repeated block output instruction. This approach does not depend on the number or type of devices in the I/O section. The user may add or delete devices or change the initialization by changing the array rather than the program. Each entry in the array consists of a series of byte-length elements in the following order:

1. Number of bytes to be sent to the port
2. 8-bit device address for the port
3. Data bytes in sequential order.

The array ends with a terminator that has 0 in its first byte.

Note that an entry may consist of an arbitrary number of bytes. The first element determines how many bytes are sent to the device address in the second element. The subsequent elements contain the data values. The terminator need consist only of a single 0 byte.

## Entry Conditions

Base address of initialization array in HL

## Exit Conditions

All data values sent to appropriate ports

## Example

1. Data: Array elements are

3 (number of bytes for port 1)
Port 1 device address, first value, second value, third value
2 (number of bytes for port 2)
Port 2 device address, first value, second value
4 (number of bytes for port 3 )
Port 3 device address, first value, second value, third value, fourth value
0 (terminator)

Result: Three values sent to port l's device address Two values sent to port 2's device address Four values sent to port 3's device address

;ize: Fragram 11 bytes ; ;

IPORTS:

; $C=$ FORT ALIDRESS
;HL = ALIRESS OF LIATA TO OUTFUT
LII C. (HL) :DET FORT ADLIEESS
INC HL ;PGINT TG FIRET IIATA VALUE (NEXT EYTE)
; DLITPIIT LIATA ANLI CONTINIEE TO NEXT PORT
OTIR :SENLI LIATA VALUES TO PORT
UR IFQRTE :CONTINUE TO NEXT FORT ENTRY

| ; |  |  |  |
| :---: | :---: | :---: | :---: |
|  |  |  |  |
| ; | EAMPLE EXEGUTION: |  |  |
| ; |  |  |  |
| ; |  |  |  |
|  | ; INITIALIZE |  |  |
|  | ; ZEO | (PROMRAMMAELE TIMER/COUNTER) |  |
|  | ; 280 | (FROGRAMMAELE | GERIAL INTERFACE) |
|  | $\text { ; } 280$ | (FRIOIGAMMAELE FARALLEL INTERFACE) |  |
|  | ; AFEITRAFY FORT ALILRESEES CTE FORT AEGIGNMENTS |  |  |
| CTCO | Egul | 7 OH Assionments | ; CTC: CHANNEL O |
| ETE1 | E®U | 71 H | ; ETC LHANNEL 1 |
| CTEz | ESOL | 72H | ;CTC CHANNEL z |
| CTES | EQU | 73H | ;CTC CHANNEL 3 |
|  | $\text { ; } \subseteq I O$ | FGRT AESIGNMENTS |  |
| SIOCAD | E@l | BOH | : 510 CHANNEL A LIATA |
| SIOCED | E01) | E1H | :SIO CHANNEL E DATA |
| BIDCAS | EDU | E2H | ; SIO CHANNEL A COMMANLS/ETATIS |
| SICIEES | EOU | 8 SH | ;SIO CHANNEL E COMMANDS/STATLIE |
|  | ; PIO | PORT ASSIGNMENTS |  |
| PICALI | ESU | OFOH | ; FIO FORT A LIATA |
| FIOBD | EQU | OF1H | ; FIO PORT B IIATA |
| FIOAC: | EQU | OF2H | ; FIIG FORT A COINTROL |
| FIOEC: | EOU | OF3H | ;PIG PGRT E EONTROL |
|  | ; INTE | ERFUPT VECTORS |  |
| SIDIV | EQU | OCOH | :SID INTERRUFT VEGTOR |



; INITIALIZE INTERRUFT CONTFIOL
; RESET INTERFIIPTS FIRET
; ENAELE TRANSMIT INTERFIIFT, RECEIVE INTERRUPTS ON ALL CHARS

DB OOO11010B $\because B I T O=0$ (NO EXTERNAL INTERRUPTE) ;EIT $1=1$ (ENABLE TRANEMIT INTERFUPT) ;BIT $2=0$ (ETATIS DIOES NOT AFFECT ; VECTOF: ;BITS 4,3 = 11 (FECEIVE INTEFRLIFTS ON ALL CHARE, PARITY DOES NOT ; BITS $7,6,5=0$ AFFELT VELTOR) ; FIINGTION.)

TRANSMIT A NLILL EYTE TO ETART INTERRLIFT FROICESEING 1 ; DUTFIIT 1 BYTE SIOCAI ; LEETINATION IS CHANNEL A DATA 0 ; NILL EHARACTER (OO HEX)

```
; INITIALIZE ZEO FIO
    FORT A - INPUT FORT WITH INTEFIRUPT ENAELELI
    FOFT E - CONTROL FOFT WITH INTERRUPT ENAELED, AN INTERRUFT IS
        GENERATED IF ANY OF BITS O, 4, OR }7\mathrm{ BECOME 1
    INITIALIZE FIO PORT A
    3 ; IUITPITT 3 BYTES
    FIOAC: #DESTINATION IS PORT A CONTROL
    PIGIVA ;SET INTERRUPT VECTOR FOR PORT A
    10001111B ;BITS 3,2,1,0=1111 (MODE SELECT)
    ;BITS 5,4 = OO (ION'T CARE)
    ;EITS 7,6 = 01 (INFUT MOLE)
    10000111B ;EITS 3,2,1,0=0111 (INTEFFUPT CONTROL)
        ;EITS 6,5,4=000 (LION'T CARE)
        ;BITS 7 = 1 (ENABLE INTERRLIPTS)
    INITIALIZE FIG PORT E
    4 ; OUTPUT 4 BYTES
    FIORC: ;LESTINATION IS FORT B COINTROL
    PIGIVB ;SET INTERFIIPT VEGTOR FOR FORT E
    11001111E ; BITS 3,2,1,0= 1111 (MONE SELECT)
    ;BITS 5,4 = 00 (DON*T CARE)
    ; BITG 7,G = 11 (CONTROL MODE)
    10110111B ;BITS 3,2,1,0=0111 (INTERRUPT CONTROL)
    ;EIT 4 = 1 (MABK FOLLOWE)
    ;BIT 5 = 1 (ACTIVE STATE ON MONITORED
    ; INPUIT LINES IS 1 FOR AN INTEFRUITT)
    ;EIT 6 = 0 (INTERFUPT IF ANY IF THE
    ; MGNITORED INFUIT LINES IS ACTIVE)
    ;BIT 7 = 1 (ENAELE INTERRUPTS)
IB 10010001E :MONITOR INPUTT BITS 0, 4, AND 7
    ; FORI INTEFIRUPTS
    ENI OF PORT INITIALIZATION [IATA
    0 ;TEFMINATOR
END
```


## Delay Milliseconds (DELAY)

Provides a delay of between 1 and 256 milliseconds, depending on the parameter supplied. A parameter value of 0 is interpreted as 256 . The user must calculate the value CPMS (cycles per millisecond) to fit a particular computer. Typical values are 2000 for a 2 MHz clock, 4000 for a 4 MHz clock, and 6000 for a 6 MHz clock.

Procedure: The program simply counts down register B for the appropriate amount of time as determined by the user-supplied constant. Extra

Registers Used: AF
Execution Time: 1 ms * (A)
Program Size: 51 bytes
Data Memory Required: None
Special Case: $(A)=0$ causes a delay of 256 ms
instructions account for the CALL instruction, RET instruction, and routine overhead without changing anything.

## Entry Conditions

Number of milliseconds to delay (1 to 256) in A Returns after the specified delay with $(\mathrm{A})=0$

## Exit Conditions

## Example

1. Data: Result:
$(A)=$ number of milliseconds $=2 \mathrm{~A}_{16}\left(42_{10}\right)$
Software delay of $2 \mathrm{~A}_{16}$ milliseconds, with proper CPMS supplied by user

Title [lelay milliseconds
Name: Llelay
$\qquad$
$\qquad$

; ;
; Fegisters used: AF
;
;
;
;
;
CFMS
;CYCLES PER MILLIGECOND - USER-SUPFLIED
EOU $4000 \quad, 2000=2 \mathrm{MHZ}$ CLOCK
$; 4000=4 \mathrm{MHZ}$ CLOCK
$: 60 O O=6 \mathrm{MHZ} \mathrm{SLOCK}$
; .
; METHOL:
; THE FOUITINE IS IIVIDED INTO 2 FARTS. THE CALL TG
THE "DLY" ROUTINE DELAYS EXACTLY 1 LESS THAN THE
; FEGUIRED NUMEER GF MILLISECONLIS: THE LAST ITERATION
TAKES INTO ACGOUNT THE DVERHEAD TO C:ALL "DELAY" AND
"ILLY". THIG QVERHEAII IS:
17 CYCLES $\Rightarrow$ CALL DELAY
11 CYCLES $=\Rightarrow$ PUSH BC:
17 GYCLES $\Rightarrow$ CALL DLY
4 CYCLES $\Rightarrow \Rightarrow$ DEC A
11 CYCLES $\Rightarrow$ RET $Z$
7 CYCLES $==>$ LI B, (CPMS/100)-1
10 CYCLES $=\Rightarrow$ POP BC
13 CYCLES $=\Rightarrow$ LD A, (IELAY)
10 EYCLES $=\Rightarrow$ RET
100 EYCLES OVERHEAD
LIELAY:
; IIO ALL EuIT THE LAET Millisecondi
; 17 GYCLES FDR THE ISER'S CALL
FUSH BC: :11 CYCLES
GALL DLY 32 EYCLES TO RETIIRN FRIMM DLY
; LIO 2 LEES THAN 1 MILLISECONI FOR OVERHEAII
LD E,+(CFMS/EO)-2 ;7 CYCLES
;----
;67 CYCLES
LILF:
LDLY1: JF LILY1 10 CYCLEE
.IP LDLYZ ;10 EYCLES
LILYZ: JF LILLYS ;10 EYCLES
LDLY: ADD A,O ;7 EYELES
LI.INZ LILF $\quad ; 13$ CYCLES
;---
; 50 CYCLEE
;EXIT IN 33 GYELES
FOF EOC $; 10$ C:YELES
$\operatorname{Li}$ A $($ IIELAY $) ; 13$ CYCLES

```
FET
```

```
;10 CYCLES
```

;10 CYCLES
;--
;--
;33 CYCLES

```
;33 CYCLES
```


; FOUITINE: [ILY
; FIIRPOSE: LIELAY ALL BUIT LAST MILLISECONL
;ENTRY: FEGISTER $A=$ TUTAL NUMEEF OF MILLISECONDI
;EXIT: DELAY ALL BUT LAST MILLISEGONI
; REGISTERE USED: AF, EiL, HiL

ILY:

| LIEC: | $A$ | 4 CYCLES |
| :--- | :--- | :--- |
| RET | $Z$ | $: 5$ EYCLES (RETIIFN WHEN LIGNE 11 EYELES $)$ |
| LI | $E,+(C F M E / 5 O)-1$ | 7 EYCLES |
|  |  | $; 16$ CYCLES |


| DLF: |  |  |  |
| :---: | :---: | :---: | :---: |
|  | IF | DLY 1 | ; 10 CYYCLES |
| DLY1: | . IP | [ILY2 | -10 CYCLES |
| [ILY2: | JF' | ILY3 | ; 10 CYELES |
| DLY3: | ADD | A, 0 | ;7 CVCLES |
|  | IIINZ | LLF | ; 13 CYCLES |
|  |  |  | ; --- |
|  |  |  | ; 50 CYCLES |
|  | ; EXIT IN 34 CYCLEE |  |  |
|  | UF' | LLLY4 | ; 10 CYCLES |
| DLY4: | . IF | LLLYS | ; 10 CYCLES |
| ILYE: | NOP |  | ; 4 CYCLEE |
|  | .IF | LLY | ; 10 EYCLES |
|  |  |  | ; -24 CYCLES |

```
; ;
; SAMFLLE EXECUITION:
;
;
```

S010F:


# Unbuffered Input/Output <br> Using an SIO (SINTIO) 

Performs interrupt-driven input and output using an SIO and single-character input and output buffers. Consists of the following subroutines:

1. INCH reads a character from the input buffer.
2. INST determines whether the input buffer is empty.
3. OUTCH writes a character into the output buffer.
4. OUTST determines whether the output buffer is full.
5. INIT initializes the SIO, the interrupt vectors, and the software flags. The flags are used to manage data transfers between the main program and the interrupt service routines.

The actual service routines are

1. RDHDLR responds to the input interrupt by reading a character from the SIO into the input buffer.
2. WRHDLR responds to the output interrupt by writing a character from the output buffer into the SIO.

## Procedures

1. INCH waits for a character to become available, clears the Data Ready flag (RECDF), and loads the character into the accumulator.
2. INST sets Carry from the Data Ready flag (RECDF).
3. OUTCH waits for the output buffer to empty, stores the character in the buffer, and sets the Character Available flag (TRNDF). If no output interrupt is expected (i.e., the interrupt

## Registers Used:

1. INCH: AF
2. INST: AF
3. OUTCH: AF
4. OUTST: AF
5. INIT: AF, BC, HL, I

## Execution Time:

1. INCH: 72 cycles if a character is available
2. INST: 27 cycles
3. OUTCH: 150 cycles if the output buffer is not full and an output interrupt is expected; 75 additional cycles to send the data to the SIO if no output interrupt is expected.
4. OUTST: 27 cycles
5. INIT: 618 cycles
6. RDHDLR: 82 cycles
7. WR HDLR: 160 cycles

Program Size: 202 bytes
Dafa Memory Required: 5 bytes anywhere in RAM for the received data (address RECDAT), Receive Data flag (address RECDF), transmit data (address TRNDAT), Transmit Data flag (address TRNDF), and Output Interrupt Expected flag address OIE)
has been reset because it occurred when no data was available), OUTCH sends the data to the SIO immediately.
4. OUTST sets Carry from the Character Available flag (TRNDF).
5. INIT clears the software flags, sets up the interrupt vectors, and initializes the SIO by placing the appropriate values in its control registers. See Subroutine 10E for more details about initializing SIOs.
6. RDHDLR reads the data, saves it in the input buffer, and sets the Data Ready flag (RECDF).
7. WRHDLR determines whether data is available. If not, it simply resets the output interrupt. If data is available, the program sends it to the SIO and clears the Character Available flag (TRNDF).

The special problem here is that an output interrupt may occur when no data is available. It cannot be ignored or it will assert itself indefinitely, causing an endless loop. The solution is simply to reset the SIO's transmit interrupt without sending any data.

But now a new problem arises when output data becomes available. That is, since the interrupt has been reset, it obviously cannot inform the system that the SIO is ready to transmit. The solution is to have a flag that indicates (with a 0 value) that the output interrupt has occurred without being serviced. This flag is called OIE (Output Interrupt Expected).

The initialization routine clears OIE (since the SIO surely starts out ready to transmit). The output service routine clears it when an output interrupt occurs that cannot be serviced (no data is available) and sets it after sending data to the SIO (in case it might have been cleared). Now the output routine OUTCH can check OIE to determine whether an output interrupt is expected. If not, OUTCH simply sends the data immediately.

Note that an SIO interrupt can be reset without actually sending any data. This is not possible with a PIO (see Subroutine 11 B), so the procedure there is slightly different.

Unserviceable interrupts occur only with output devices, since input devices always have data ready to transfer when they request service. Thus, output devices cause more initialization and sequencing problems in interrupt-driven systems than do input devices.

## Entry Conditions

1. INCH: none
2. INST: none
3. OUTCH: character to transmit in A
4. OUTST: none
5. INIT: none

## Exit Conditions

1. INCH: character in A
2. INST: Carry $=0$ if input buffer empty, 1 if full
3. OUTCH: none
4. OUTST: Carry $=0$ if output buffer empty, 1 if full
5. INIT: none
Name: SINTIO$;$
; ;
Purpose: This program consists of 5 subroutines which ;
perform-interrupt driven input and output using ;
an SIO.
INC.H
Read a character
INST
Determine input status (whether input
buffer is empty) ;
OUTCH
Write a character ;
OUTST ;
Determine output status (whether output ;
buffer is full) ;
INIT ;
Initialize $S I O$ and interrupt system ;
Entry INCH
INCH ;
No parameters ;
INST ;
No parameters ;
OUTCH ;
Register $A=$ character to transmit ;
OUTST ;
No parameters ;
INIT ;
No parameters ;
Exit: INCH ;
Register $A=$ character ;
INST ;
Carry $=0$ if input buffer is empty, ;
1 if sharacter is available ;
OUTCH ;
No parameters ;
OUTST ;
Carry $=0$ if output buffer is not ;
full, 1 if it is full ;
INIT;
No parameters ..... ;Registers used: INCH - AF;;
INST - AF ..... ;OUTC:H - AF
;
OUTST - AF ..... ;
INIT - AF, BC, HL, I ..... ;
Time: INCH ..... ;;
72 cycles if a character is available ..... ;
INST ..... ;
27 cycles ..... ;
OUTCH ;
150 cycles if output buffer is not full ;
and output interrupt is expected ;
QUTST
27 cycles
INIT ;
;
618 cycles ;
RDHDLR
82 cycles ;
;
WRHDLR
160 cycles ;
$\begin{array}{ll}\text { Size: } & \text { Program } 202 \text { bytes } \\ & \text { Data bytes }\end{array}$
$\begin{array}{llr}\text { Size: } & \text { Program } 202 \text { bytes } \\ & \text { Data bytes } & 5 \text {; }\end{array}$
;
; SIO EQUATES
; SIO IS PROGRAMMED FOR:
; ASYNCHRONOLIS OPERATION
; $16 \times$ BAUD RATE
; 8-BIT CHARACTERS
; $11 / 2$ STOF BITS
; ARBITRARY SIO PORT ADDRESSES
SIOCAD EQU 1 CH :SIO CHANNEL A MATA
SIOCBD EQU IEH SIO CHANNEL B DATA
SIOCAS EQU 1 DH ;SIO CHANNEL A COMMANDS/STATUS
SIOCBS EQU 1 FH :SIO CHANNEL B COMMANDS/STATUS
SIOIV EQU 8000 H ; INTERRUPT VECTOR
SIOWV EQU SIOIV+8 SIO CHANNEL A WRITE INTERRUPT VECTOR
SIOEV EQU SIOIV+10 SIO CHANNEL A EXTERNAL/STATUS INTERRUPT
SIORV EQU SIOIV+12 :SIO CHANNEL A READ INTERRUPT VECTOR
SIOSV EQU SIOIV+14 :SIO CHANNEL A SPECIAL RECEIVE INTERRUPT
; VECTOR
; READ CHARACTER

INCH:

| CALL | INST | ; GET INPUT STATUS |
| :---: | :---: | :---: |
| UR | NC, INCH | ; WAIT IF NO CHARACTER AVAILABLE |
| DI |  | ; DISABLE INTERRUPTS |
| SUB | A |  |
| LD | (RECDF), A | ; INDICATE INPUT BUFFER EMPTY |
| LD | A, (RECDAT) | ; GET CHARACTER FROM INPUT BUIFFER |
| EI |  | ; ENABLE INTERRUPTS |
| RET |  |  |
| ; RETURN | INPUT STATUS | (CARRY $=1$ IF INPUT DATA IS AVAILABLE) |
| LD | A, (RECDF) | ; GET DATA READY FLAG |
| RRA |  | ; SET CARRY FROM DATA READY FLAG |
|  |  | ; IF CARRY $=1$, CHARACTER IS AVAILABLE |
| RET |  |  |
| ; WRITE | HARACTER |  |

```
OUTCH:
    PUSH AF :SAVE CHARACTER TO WRITE
    ; WAIT FOR CHARACTER BUFFER TO EMPTY, THEN STORE NEXT CHARACTER
WAITOC:
    CALL OUTST ;GET QUTPUT STATUS
    UR C.WAITOC ;WAIT IF OUITPUT BUFFER IS FULL
    DI ;DISABLE INTERRUPTS WHILE LOOKING
    ; SOFTWARE FLAGS
    ; GET CHARACTER
    ; STORE CHARACTER IN OUITFUIT BLIFFER
    ; INDICATE OUTPUT BLIFFER FULL
    ;TEST OUITPUT INTERRUPT EXPECTED FLAG
    ; OUTPUT CHARACTER IMMEDIATELY IF
    ; NO OUTPUT INTERRUIPT EXPECTED
    ; ENABLE INTERRUPTS
    EI
    RET
    OOUTPUT STATUS (CARRY = 1 IF OUTPUT BUFFER IS FULL)
OUTST:
    LD A,(TRNDF) ;GET TRANSMIT FLAG
    RRA SET CARRY FROM TRANSMIT FLAG
    RET ; CARRY = 1 IF BUFFER FUILL
    :INITIALIZE INTERRUPT SYSTEM AND SIO
INIT:
DI
                                    ;DISABLE INTERRUPTS FOR INITIALIZATIOIN
    ; INITIALIZE SOFTWARE FLAGS
    SUB A
\begin{tabular}{lll} 
LD & (RECDF), A & :NO INPUT DATA AVAILABLE \\
LD & (TRNDF), A & ;OUTPUT BUFFER EMFTY \\
LD & (OIE),A & :NO OUTPUT INTERRUPT EXPECTED \\
& & \\
& & \\
& &
\end{tabular}
# INITIALIZE INTERRUPT VECTORS
\begin{tabular}{|c|c|c|}
\hline LD & A,SIOIV SHR 8 & ; GET INTERRUPT PAGE NUMBER \\
\hline LD & I, \(A\) & ; SET INTERRUPT VECTOR IN 280 \\
\hline IM & 2 & \begin{tabular}{l}
; INTERRUPT MODE 2 - VECTORS IN TABLE \\
- ON INTERRUPT PAGE
\end{tabular} \\
\hline LD & HL, RDHDLR & ; STORE READ VECTOR (INPUT INTERRUPT) \\
\hline LD & (SIORV), HL & \\
\hline LD & HL, WRHDLR & ; STORE WRITE VECTOR (OUTPUT INTERRUPT) \\
\hline LD & (SIOWV), HL & \\
\hline LD & HL, EXHDLR & ; STORE EXTERNAL/STATUS VECTOR \\
\hline LD & (SIOEV), HL & \\
\hline LD & HL, REHDLR & ; STORE RECEIVE ERROR VECTOR \\
\hline
\end{tabular}
    ; INITIALIZE SIO
    LD HL,SIOINT :GET BASE OF INITIALIZATION ARRAY
    CALL IPORTS :INITIALIZE SIO
    EI ;ENABLE INTERRUPTS
    RET
```



```
POP AF ; WAS DETECTED
RETI :SERVICE HERE IF NECESSARY
; SPECIAL RECEIVE ERROR INTERRUPT
REHDLR:
\begin{tabular}{lll} 
PUSH & AF & \\
LD & A, OO110000B & ;RESET RECEIVE ERROR INTERRLIPT \\
OUT & (SIOCAS), A & \\
EI & & ;FRAMING ERROR OR OUERRUN ERROR \\
POP & AF & OCCURRED \\
RETI & & ;SERVICE HERE IF NECESSARY
\end{tabular}
```



```
;ROUTINE: OUTDAT
;PURPQSE: SEND CHARACTER TO SIO
;ENTRY: TRNDAT = CHARACTER
;EXIT: NONE
;REGISTERS USED: AF
```



```
OUITDAT:
\begin{tabular}{|c|c|c|}
\hline LD & A, (TRNDAT) & ; GET DATA FROM OLITPUT BIIFFER \\
\hline QUT & (SIOCAD). A & - SEND Data to sio \\
\hline SUB & A & ; INDICATE OUTPUT BUFFER EMFTY \\
\hline LD & (TRNDF), A & \\
\hline DEC. & A & - INDICATE QUTPUT INTERRUPT EXPECTED \\
\hline LD & (OIE), A & ; OIE = FF HEX \\
\hline RET & & \\
\hline
\end{tabular}
```



```
;ROUTINE: IPORTS
;PURPOSE: INITIALIZE I/O PORTS
;ENTRY: HL = BASE ADDRESS OF INITIALIZATION ARRAY
:EXIT: DATA OUTPUT TO PORTS
;REGISTERS USED: AF,BC,HL
```



```
IPORTS:
;GET NUMBER OF DATA BYTES TO SEND TO CURRENT PORT
:EXIT IF NUMBER OF BYTES IS O, INDICATING TERMINATOR
LD A,(HL) ;GET NUMEER OF BYTES
OR A ;TEST FOR ZERO (TERMINATOR)
RET Z ;RETURN IF NUMBER OF BYTES = 0
LD B,A
INC. HL ;POINT TO PORT ADDRESS (NEXT BYTE)
:C = PORT ADDRESS
;HL = BASE ADDRESS OF OUTPUT DATA
LD C,(HL) ;GET PORT ADDRESS
INC HL :POINT TO FIRST DATA VALUE (NEXT BYTE)
; OUTPUT DATA AND CONTINUE TO NEXT PORT
OTIR :SEND DATA VALLIES TO PORT
IR IPORTS :CONTINUE TO NEXT PORT ENTRY
;SIO INITIALIZATION DATA
```

SIOINT:

| ;RESET | CHANNEL A |
| :--- | :--- |
| DB | 1 |
| DB | SIOCAS |
| DB | OOO110OOB |

```
: OUTPUT 1 BYTE
;DESTINATION IS CHANNEL A COMMANLI/STATUS
; SELECT WRITE REGISTER O
;BITS 2,1,0 = 0 (WRITE REGISTER O)
;BITS 5.4.3 = 011 (CHANNEL RESET)
;BITS 7,6 = 0 (DO NOT CARE)
```

| $\begin{aligned} & ; S E T \\ & \mathrm{DB} \end{aligned}$ | $\underset{4}{\text { INTERRLIPT VECTOR }}$ | and allow status to affect it : OUTPUT 2 BYTES |
| :---: | :---: | :---: |
| DB | SIOCBS | - DESTINATION IS COMMAND REGISTER B |
| DB | 00000010 B | ; SELECT WRITE REGISTER 2 |
| DB | SIOIV AND OFFH | ; SET INTERRUPT VECTOR FOR SIO |
| DB | 00000001B | : SELECT WRITE REGISTER 1 |
| DB | 00000100 B | ; ALLOW STATUS TO AFFECT VECTOR |

; INITIALIZE CHANNEL A

| DB | 8 | : OUTPUT 8 BYTES |
| :--- | :--- | :--- |
| DB | SIOCAS | ;DESTINATION IS COMMAND REGISTER A |

; INITIALIZE BAUD RATE CONTROL
AB OOO10100B :SELECT WRITE REGISTER 4
; RESET EXTERNAL/STATUS INTERRUPT
$\mathrm{DB} \quad 01001000 \mathrm{BEIT} 0=0$ (NO PARITY)
;BIT $1=0$ (DON•T CARE)

- BITS 3.2 $\mathbf{~}=10$ (1 $1 / 2$ STOP BITS)
;BITS 5.4 = 00 (DON ${ }^{\text {T }}$ CARE)
;BITS 7,6 $=01$ ( 16 TIMES CLOCK)
; INITIALIZE RECEIVE CONTROL
DB OOOOOO11B :SELECT WRITE REGISTER 3
DB 11000001B ;BIT $0=1$ (RECEIVE ENABLE)
;BITS 4,3,2,1 = 0 ( BON 'T CARE)
; BIT $5=0$ (NO AUTO ENABLE)
; BIT $7,6=11$ (RECEIVE 8 BITS/CHAR)
; INITIALIZE TRANSMIT CONTROL
DB OOOOO101B ;SELECT WRITE REGISTER 5
DB 11101010B $\quad$ BIT $0=0$ (NO CRC ON TRANSMIT)
;BIT $1=1$ (REQUEST TO SEND)
BIT $2=0$ (DON'T CARE)
;BIT $3=1$ (TRANSMIT ENABLE)
; BIT $4=0$ (DO NOT SEND BREAK)
;BITS $6,5=11$ (TRANSMIT 3 BITS/CHAF.)
;BIT $7=1$ (DATA TERMINAL READY)
DB 00000001B ;SELECT WRITE REGISTER 1
DB OOO11011B :BIT $0=1$ (EXTERNAL INTERRUPTS)
;BIT $1=1$ (ENABLE TRANSMIT INTERRUPT)
; BIT $2=0$ (DO NOT CARE)
:BITS $4,3=11$ (RECEIVE INTERRUPTS ON
; ALL CHARS, PARITY DOES NOT AFFECT
; VECTOR)
; BITS 7,6,5 = 000 (NO WAIT/READY
; FUNCTION)



## CALL OUTCH :ELSE ECHO CHARACTER <br> $3 P$ ASYNLP ; AND CONTINUE

DONE:

## JP LOOP

END

## Unbuffered Input/Output <br> Using a PIO (PINTIO)

Performs interrupt-driven input and output using a PIO and single-character input and output buffers. It consists of the following subroutines:

1. INCH reads a character from the input buffer.
2. INST determines whether the input buffer is empty.
3. OUTCH writes a character into the output buffer.
4. OUTST determines whether the output buffer is full.
5. INIT initializes the PIO, the interrupt vectors, and the software flags. The flags are used to manage data transfers between the main program and the interrupt service routines.
The actual service routines are
6. RDHDLR responds to the input interrupt by reading a character from the PIO into the input buffer.
7. WRHDLR responds to the output interrupt by writing a character from the output buffer into the PIO.

## Procedures

1. INCH waits for a character to become available, clears the Data Ready flag (RECDF), and loads the character into the accumulator.
2. INST sets Carry from the Data Ready flag (RECDF).
3. OUTCH waits for the output buffer to empty, stores the character in the buffer, and sets the Character Available flag (TRNDF). If no output interrupt is expected (i.e., the interrupt

## Registers Used:

1. INCH: AF
2. INST: AF
3. OUTCH: AF
4. OUTST: AF
5. INIT: AF, BC, HL, I

## Execution Time:

1. INCH: 72 cycles if a character is available
2. INST: 27 cycles
3. OUTCH: 150 cycles if the output buffer is not full and an output interrupt is expected; 93 additional cycles to send the data to the PIO if no output interrupt is expected.
4. OUTST: 27 cycles
5. INIT: 377 cycles
6. RDHDLR: 82 cycles
7. WRHDLR: 178 cycles

Program Size: 166 bytes
Data Memory Required: 5 bytes anywhere in RAM for the received data (address RECDAT), Receive Data flag (address RECDF), transmit data (address TRNDAT), Transmit Data flag (address TRNDF), and Output Interrupt Expected flag (address OIE)
has been disabled because it occurred when no data was available), OUTCH sends the data to the PIO immediately.
4. OUTST sets Carry from the Character Available flag (TRNDF).
5. INIT clears the software flags, sets up the interrupt vectors, and initializes the PIO by loading its control registers and interrupt vector. See Chapter 1 and Subroutine 10E for more details about initializing PIOs.
6. RDHDLR reads the data, saves it in the input buffer, and sets the Data Ready flag (RECDF).
7. WRHDLR determines whether data is available. If not, it simply disables the output (PIO port B) interrupt. If data is available, WRHDLR sends it to the PIO and clears the Character Available flag (TRNDF).

The special problem here is that an output interrupt may occur when no data is available. It cannot simply be ignored or it will assert itself indefinitely, causing an endless loop. The solution is simply to disable the output interrupt from PIO port B.

But now a new problem arises when output data becomes available. That is, since the interrupt has been disabled, it obviously cannot inform the system that the output device is ready for data. The solution is to have a flag that indicates (with a 0 value) that the output interrupt has occurred without being serviced. This flag is called OIE (Output Interrupt Expected).

The initialization routine clears OIE (since the output device surely starts out ready for data). The output service routine clears it when an output interrupt occurs that cannot be serviced (no data is available) and sets it after sending data to the PIO (in case it might have been cleared). Now the output routine OUTCH can check OIE to determine whether an output interrupt is expected. If not, OUTCH simply sends the data immediately.

Note that a PIO interrupt cannot be cleared without actually sending any data. This is possible with an SIO (see Subroutine 11A), so the procedure there is slightly different.

Unserviceable interrupts occur only with output devices, since input devices always have data ready to transfer when they request service. Thus, output devices cause more initialization and sequencing problems in interrupt-driven systems than do input devices.

## Entry Conditions

1. INCH: none
2. INST: none
3. OUTCH: character to transmit in A
4. OUTST: none
5. INIT: none

## Exit Conditions

1. INCH: character in A
2. INST: Carry $=0$ if input buffer empty, 1 if full
3. OUTCH: none
4. OUTST: Carry $=0$ if output buffer empty, 1 if full
5. INIT: none
; ;
: ;
; Purposer
Purpose: This program consists of 5 subroutines which perform interrupt driven input and output using ;;a $Z 80$ PIO.
INCH
Read a character
INSTDetermine input status (whether input;
buffer is empty? ..... ;
OUTCHWrite a characterOUTSTDetermine output status (whether outputbuffer is full)
INIT
Initialize PIO and interrupt system
Entry:
INC.H
No parameters
INST
No Parameters
OUTCH
Register $A=$ character to transmit
OUTST
;
No parameters ..... ;No parameters
INIT ..... ;Register $A=$ character
INST
Carry $=0$ if input buffer is empty.
1 if character is available ;;

Exit:
INC:H Exit:
OUTCH
No parameters
QUTST
Carry $=0$ if output buffer is not
full, 1 if it is full
INIT
No parameters
Registers used: INC.H
$A, F$
INST
A, F
OUTCH
A, F
QUTST
$A, F$
INIT
$A, F, B C, H L, I$

```
    Time: INCH ;
    72 cycles if a character is available ;
    INST;
```

```27 cycles;
```

OUTCH ..... ;
150 cycles if output buffer is not full ..... ;

```
                and output interrupt is expected ;
```

OUTST ..... ;
27 cycles ..... ;
INIT

```377 cycles
```

RDHDLR

```
    82 cycles
WRHDLR
    178 cycles
    Size: Program 166 bytes ;
    Dlata 5 bytes ;
    ;PIO EqUATES
    PIO IS PROGRAMMED FOR:
        PORT A INPUT
        PORT B OUTPUT
;ARBITRARY PIO PORT ADDRESSES
PIOAD
PIOAC
PIOBD
PIOBC
INTRPV
PIOIVA
PIOIVB
EQU 90H [PORT A DATA 
EQU 90H [PORT A DATA 
EQU 
EQU 92H ;PORT B DATA
EQU 93H :PORT B CONTROL
EQU 8000H ;BASE OF INTERRUPT VECTORS
EQU INTRPV ;INTERRUPT VECTOR FOR PORT A
EQU INTRPV+2 ; INTERRUPT VECTOR FOR PORT B
INCH:
CALL INST ;GET INPUT STATUS
JR NC., INCH ;WAIT IF NO CHARACTER AVAILAELE
DI
SUB A
LD (RECDF),A ;INDICATE INPUT BUIFER EMPTY
LD A. (RECDAT) :GET CHARACTER FROM INPUT BUFFER
EI ;REENABLE INTERRUPTS
RET
;RETURN INPUT STATUS (CARRY = 1 IF INFUT DATA IS AVAILABLE)
INST:
\begin{tabular}{ll} 
LD & A, (RECDF) \\
RRA & GET DATA READY FLAG \\
& ; SET CARRY FROM DATA READY FLAG \\
& IF CARRY \(=1\), CHARACTER IS AVAILABLE
\end{tabular}
RET
;WRITE CHARACTER
QUTCH:
PUSH AF :SAVE Character to WRItE
```

; WAIT FOR CHARACTER BUFFER TO EMPTY, THEN STORE NEXT CHARACTER
CALL OUTST :GET OUTPUT STATUS
JR C.WAITOC ; WAIT IF OUTPUT BUFFER IS FULL
DI
POP AF
; DISABLE INTERRUPTS WHILE LOOKING AT
; SOFTWARE FLAGS
; GET CHARACTER
LD (TRNDAT), A :STORE CHARACTER IN OUTPUT BUFFER
LD A,OFFH ; INDICATE OUTPUTT BIIFFER FULL
LD (TRNDF),A
LD A, (OIE) :TEST OUTPUT INTERRUPT EXPECTED FLAG
OR A
CALL $Z$,OUTDAT OUTPUT CHARACTER IMMEDIATELY IF ; NO OUTPUT INTERRUPT EXPECTED ; ENABLE INTERRUPTS
EI
RET
; OUTPUT STATUS (CARRY $=1$ IF OUTPUT BUFFER IS FULL)
QUTST:
LD A, (TRNDF) ;GET TRANSMIT FLAG
RRA SET CARRY FROM TRANSMIT FLAG
RET ; CARRY $=1$ IF OUITPUT BUFFER FULL
;INITIALIZE PIO AND INTERRUPT SYSTEM
INIT:
DI ;DISABLE INTERRUFTS
; INITIALIZE SOFTWARE FLAGS
SUB A
LD (RECDF), A ;NO INPUT DATA AVAILABLE
LD (TRNDF), A OUITPUT BUFFER EMPTY
LD (OIE), A ; NO QUITPUT INTERRUPT EXFECTED ; DEVICE IS READY INITIALLY

- INITIALIZE INTERRUPT VECTORS

| LD | A, INTRPV SHR 8 | ; GET HIGH BYTE OF INTERRUPT PAGE |
| :---: | :---: | :---: |
| LD | I, A | ; SET INTERRUPT VECTOR IN ZBO |
| IM | 2 | ; INTERRUPT MODE 2 - VECTORS IN TAELE <br> ; ON INTERRUPT PAGE |
| LD | HL, RDHDLR | ; STORE READ VECTOR (INPUT INTERRUFT) |
| LD | (PIOIVA), HL |  |
| LD | HL, WRHDLR | ; STORE WRITE VECTOR (OUTPUT INTERRUPT) |

LD (PIOIVB),HL
; BASE ADDRESS OF INITIALIZATION ARRAY
; INITIALIZE PIO

| LD | HL,PIOINT | ;BASE ADDRESS OF INITIALIZATION ARRAY |
| :--- | :--- | :--- |
| CALL | IPORTS | ;INITIALIZE PIO |
| EI |  | :ENABLE INTERRUPTS |

RET
; INPUT (READ) INTERRUPT HANDLER
RDHDLR:
PUSH AF

IN A, (PIOAD) ;READ DATA FROM FIO
LD (RECDAT),A :SAVE DATA IN INPUT BUFFER


```
LD (TRNDF),A
DEC A
LD (OIE),A
LD A,10000011B
OUT (PIOBC).A
RET
```



```
;ROUTINE: IPORTS
;PURPOSE: INITIALIZE I/O PORTS
;ENTRY: HL = BASE ADDRESS OF INITIALIZATION ARRAY
:EXIT: DATA QUTPUT TO PORTS
; REGISTERS USED: AF,BC,HL
```



```
IPORTS:
;GET NUMBER OF DATA BYTES TO SEND TO CURRENT PORT
;EXIT IF NUMBER OF BYTES IS O, INDICATING TERMINATOR
LD A, (HL) ;GET NUMBER OF BYTES
OR A ;TEST FOR ZERO (TERMINATOR)
RET Z :RETURN IF NUMBER OF BYTES = 0
LD B,A
INC. HL. ;POINT TO PORT ADDRESS (NEXT BYTE)
:C = PORT ADDRESS
;HL = BASE ADDRESS OF OUTPUT DATA
LD C.(HL) :GET PORT ADDRESS
INC HL ;POINT TO FIRST DATA VALUE (NEXT BYTE)
;OLITPUT DATA AND CONTINUE TO NEXT PORT
OTIR :SEND DATA VALLES TO PORT
IR IPORTS :CONTINUE TO NEXT PORT ENTRY
;PIO INITIALIZATION DATA
: PORT A = INPUT
; PORT B = OUTPUT
\begin{tabular}{|c|c|c|c|}
\hline DB & \multicolumn{2}{|l|}{3} & ; OUTPUT 3 BYTES \\
\hline DB & PIOAC & & - DESTINATION IS PORT A CONTROL \\
\hline DB & PIOIVA AND & OFFH & ; SET INTERRUPT VECTOR FOR PORT A \\
\hline \multirow[t]{3}{*}{DB} & \multirow[t]{3}{*}{10001111 B} & & ; BITS 3,2,1,0 = 1111 (MODE SELECT) \\
\hline & & & ; BITS 5,4 \(=00\) (DON*T C.ARE) \\
\hline & & & ; BITS 7,6 = 01 (INFUT MODE) \\
\hline \multirow[t]{3}{*}{DB} & \multirow[t]{3}{*}{10000111 B} & & ; BITS 3.2,1.0 = 0111 (INTERRLIPT CONTROL) \\
\hline & & & ; BITS 6,5,4 = 000 (DON'T CARE) \\
\hline & & & ;BITS \(7=1\) (ENABLE INTERRUPTS) \\
\hline DB & 3 & & ; OUTPUT 3 BYTES \\
\hline DB & PIOBC. & & - DESTINATIUN IS PORT B CONTROL \\
\hline DB & PIOIVB AND & OFFH & ; SET INTERRLIPT VECTOR FOR PORT B \\
\hline \multirow[t]{3}{*}{DB} & \multirow[t]{3}{*}{11001111B} & & ; BITS 3,2,1,0 = 1111 (MODE SELECT) \\
\hline & & & ; BITS 5,4 \(=00\) (DON T CARE) \\
\hline & & & ; BITS 7,6 = 00 (CONTROL MODE) \\
\hline \multirow[t]{3}{*}{DB} & \multirow[t]{3}{*}{00000111 B} & & , BITS 3.2,1,0 = 0111 (INTERRUPT CONTROL) \\
\hline & & & ; BIT 4,5,6 = 000 (DON T CARE) \\
\hline & & & ; BITS \(7=0\) (IISABLE INTERRUPTS) \\
\hline
\end{tabular}
```



412 INTERRUPTS

| JR | Z.ASDONE | : JUMP IF IT IS |
| :--- | :--- | :--- |
| CALL | OUTCH | ;ELSE ECHO CHARACTER |
| JP | ASYNLP | ;AND CONTINLIE |

# Buffered Input/Output Using an SIO (SINTB) 

Performs interrupt-driven input and output using an SIO and multiple-character buffers. Consists of the following subroutines:

1. INCH reads a character from the input buffer.
2. INST determines whether the input buffer is empty.
3. OUTCH writes a character into the output buffer.
4. OUTST determines whether the output buffer is full.
5. INIT initializes the buffers, the interrupt system, and the SIO.

The actual service routines are

1. RDHDLR responds to the input interrupt by reading a character from the SIO into the input buffer.
2. WRHDLR responds to the output interrupt by writing a character from the output buffer into the SIO.

## Procedures

1. INCH waits for a character to become available, gets the character from the head of the input buffer, moves the head up one position, and decreases the input buffer counter by 1 .
2. INST clears Carry if the input buffer counter is 0 and sets it otherwise.
3. OUTCH waits until there is space in the output buffer (that is, until the output buffer is not full), stores the character at the tail of the buffer, moves the tail up one position, and increases the output buffer counter by 1 .

## Registers Used:

1. INCH: AF, C, DE, HL
2. INST: AF
3. OUTCH: AF, DE, HL
4. OUTST: AF
5. INIT: AF, BC, HL, I

## Execution Time:

1. INCH: 197 cycles if a character is available
2. INST: 39 cycles
3. OUTCH: 240 cycles if the output buffer is not full and an output interrupt is expected; 160 additional cycles to send the data to the SIO if no output interrupt is expected.
4. OUTST: 34 cycles
5. INIT: 732 cycles
6. RDHDLR: 249 cycles
7. WRHDLR: 308 cycles

Program SIze: 299 bytes
Data Memory Required: 11 bytes anywhere in RAM for the heads and tails of the input and output buffers ( 2 bytes starting at addresses IHEAD, ITAIL, OHEAD, and OTAIL, respectively), the numbers of characters in the buffers ( 2 bytes at addresses ICNT and OCNT), and the Output Interrupt Expected flag (address OIE). This does not include the actual input and output buffers.
4. OUTST sets Carry if the output buffer counter is equal to the buffer's length (i.e., if the output buffer is full) and clears Carry otherwise.
5. INIT clears the buffer counters, sets both the heads and the tails of the buffers to their base addresses, sets up the interrupt vectors, and initializes the SIO by storing the appropriate values in its control registers. See Subroutine 10 E for more details about initializing SIOs. INIT also clears the Output Interrupt Expected flag, indicating that the SIO is initially ready to transmit data.

## 414 INTERRUPTS

6. RDHDLR reads a character from the SIO. If there is room in the input buffer, it stores the character at the tail of the buffer, moves the tail up one position, and increases the input buffer counter by 1 . If the buffer is full, RDHDLR simply discards the character.
7. WRHDLR determines whether output data is available. If not, it simply resets the output interrupt. If data is available, WRHDLR obtains a character from the head of the output buffer, moves the head up one position, and decreases the output buffer counter by 1 .

The new problem with multiple-character buffers is the management of queues. The main program must read the data in the order in which the input interrupt service routine receives it. Similarly, the output interrupt service routine must send the data in the order in which the main program stores it. Thus, there are the following requirements for handling input:

1. The main program must know whether the input buffer is empty.
2. If the input buffer is not empty, the main program must know where the oldest character is (that is, the one that was received first).
3. The input interrupt service routine must know whether the input buffer is full.
4. If the input buffer is not full, the interrupt service routine must know where the next empty place is (that is, where it should store the new character).

The output interrupt service routine and the main program have similar requirements for the output buffer, although the roles of sender and receiver are reversed.

Requirements 1 and 3 are met by maintaining a counter ICNT. INIT initializes ICNT to 0 , the interrupt service routine adds 1 to it whenever it
receives a character (assuming the buffer is not full), and the main program subtracts 1 from it whenever it removes a character from the buffer. Thus, the main program can determine whether the input buffer is empty by checking if ICNT is 0 . Similarly, the interrupt service routine can determine whether the input buffer is full by checking if ICNT is equal to the size of the buffer.

Requirements 2 and 4 are met by maintaining two pointers, IHEAD and ITAIL, defined as follows:

1. ITAIL contains the address of the next empty location in the input buffer.
2. IHEAD contains the address of the oldest character in the input buffer.

INIT initializes IHEAD and ITAIL to the base address of the input buffer. Whenever the interrupt service routine receives a character, it places it in the buffer at ITAIL and moves ITAIL up one position (assuming that the buffer is not full). Whenever the main program reads a character, it removes it from the buffer at IHEAD and moves IHEAD up one position. Thus, IHEAD "chases" ITAIL across the buffer with the service routine entering characters at one end (the tail) while the main program removes them from the other end (the head).

The occupied part of the buffer could thus start and end anywhere. If either IHEAD or ITAIL goes beyond the end of the buffer, the program simply sets it back to the buffer's base address, thus providing wraparound. That is, the occupied part of the buffer could start near the end (say, at byte \#195 of a 200-byte buffer) and continue back past the beginning (say, to byte \#10). Then IHEAD would be BASE +194 , ITAIL would be BASE +9 , and the buffer would contain 15 characters occupying addresses BASE +194 through BASE +199 and BASE through BASE +8 .

## Entry Conditions

1. INCH: none
2. INST: none
3. OUTCH: character to transmit in A
4. OUTST: none
5. INIT: none

## Exit Conditions

1. INCH: character in A
2. INST: Carry $=0$ if input buffer empty, 1 if otherwise
3. OUTCH: none
4. OUTST: Carry $=0$ if output buffer not full, 1 if full
5. INIT: none
Title Interrupt input and output using a 280 sio and
multiple-character buffers

SINTB .....
Name:;
This program consists of 5 subroutines which Purpose: ..... ;perform interrupt driven input and output using
a ZBO SIO. ..... ;INCH;Read a character;
INST,
Determine input status (whether input ..... ;;
buffer is empty)
QLITCHWrite a character :
OUTST*
Determine output status (whether output ..... ;
buffer is full) ..... ;
INIT ..... $;$
Initialize SIO and interrupt system ..... :
Entry: ..... :INCH
;N
No parameters ..... ;
INST ..... ;
No parameters ..... ;
OUTCH ..... ;
Register $A=$ character to transmitOUTSTNo parameters:INIT7
No parameters ..... ;

```
Exit: INCH
    Register A = cheracter
    INST
    Carry = O if input buffer is empty,
    1 if character is available
    OUTCH
    No parameters
    QUTST
    Carry = O if output buffer is not
    full. 1 if it is full
    INIT
    No parameters
Reqisters used: INCH
    AF,C,DE,HL
    INST
        AF
    OUTCH
        AF,DE,HL
    OUTST
    AF
    INIT
        AF,BC,HL, I
    INCH
        Approximately 197 cycles if a character is
        available
    INST
        39 cycles
    OUTCH
        Approximately 240 cycles if output buffer
        is not full and output interrupt is expected
    OUTST
        34 cycles
    INIT
        72 cycles
    RDHDLR
    Approximately 249 cycles
    WRHDLR
        Approximately 308 cycles
    Size: Program 299 bytes
    Data 11 bytes plus size of buffers
:SIO Equates
; SIO IS PROGRAMMED FOR:
- ASYNCHRONOUS OPERATION
; 16 X baud rate
; 8-BIT CHARACTERS
; 1 1/2 STOP BITS
;ARBITRARY SIO PORT ADDRESSES
SIOCAD EQU 1CH :SIO CHANNEL A DATA
```

| SIOCBD | EQU | 1EH | - SIO CHANNEL B DATA |
| :---: | :---: | :---: | :---: |
| SIOCAS | EQU | 1 DH | \%SIO CHANNEL A COMMANDS/STATUS |
| SIOCBS | EQU | 1 FH | ; SIO CHANNEL B COMMANDS/STATUS |
| SIOIV | EQU | 8000 H | ; INTERRUPT VECTOR |
| SIOWV | EQU | SIOIV+8 | ; SIO CHANNEL A WRITE INTERRUPT VECTOR |
| SIOEV | EQU | SIOIV +10 | ; SIO CHANNEL A EXTERNAL/STATUS <br> ; INTERRUPT VECTOR |
| SIORV | EQU | SIOIV +12 | : SIO CHANNEL A READ INTERRUPT VECTOR |
| SIOSV | EQU | SIOIV +14 | ; SIO CHANNEL A SPECIAL RECEIVE |

INC:H:

| CALL | INST |
| :--- | :--- |
| IR | NC, INCH |
| DI |  |
| LD | HL, ICNT |
| DEC | (HL) |
| LD | HL, (IHEAD) |
| LD | C., (HL) |
| CALL | INC.IPTR |
| LD | (IHEAD),HL |
| LD | A.C |
| EI |  |
| RET |  |

: GET INPUT STATUS
; WAIT IF NO CHARACTER AVAILABLE ; DISARLE INTERRUPTS
: REDUCE INPUT BUFFER COUNT BY 1
: GET CHARACTER FROM HEAD OF INPUT BUFFER
; MOVE HEAD POINTER UP 1

RET
; REENABLE INTERRUPTS
;RETURN INPUT STATUS (CARRY $=1$ IF INPUT DATA IS AVAILABLE)
INST:

| LD | A, (ICNT) | ;TEST INPUT BUFFER COUNT |
| :--- | :--- | :--- |
| OR | $A$ | ;CLEAR CARRY ALWAYS |
| RET | $Z$ | ;RETURN, CARRY $=0$ IF NO DATA |
| SCF |  | ;SET CARRY |
| RET |  | RETURN, CARRY $=1$ IF DATA AVAILABLE |

PUSH AF ; SAVE CHARACTER TO OLITFUT
; WAIT FOR OUTPUT BUFFER NOT FULL, THEN STORE NEXT CHAFACTER
WA I TOC:

| CALL | QUTST | - GET OUTPUT STATUS |
| :---: | :---: | :---: |
| JR | C. WAITOC. | ; WAIT IF OUTPUT BLIFFER IS FULL |
| DI |  | ; DISARLE INTERRUPTS WHILE LOOKING AT <br> ; BUFFER, INTERRUPT STATUS |
| LD | HL, OCNT | - INCREASE OUTPUT BUFFER COUNT BY 1 |
| INC | (HL) |  |
| LD | HL, (OTAIL) | :POINT TO NEXT EMPTY BYTE IN BUFFER |
| POP | AF | : GET CHARACTER |
| LD | (HL), A | ; STORE CHARACTER AT TAIL OF BUFFER |
| CALL | INCOPTR | ; MOVE TAIL POINTER UP 1 |
| LD | (OTAIL).HL |  |
| LD | A, (OIE) | ; TEST QUTPUT INTERRUPT EXPECTED FLAG |
| OR | A |  |
| CALL | $Z, ~ O U T D A T ~$ | ; OUTPPUT CHARACTER IMMEDIATELY IF |
|  |  | ; OUITPUT INTERRUPT NOT EXPECTED |

```
    EI ;REENABLE INTERRUPTS
    RET
    ;OUTPUT STATUS (CARRY = 1 IF BUFFER IS FULL)
OUTST:
    LD A, (OCNT) ;GET CURRENT OUTPUT BUFFER COUNT
    CP SZOBUF :COMFARE TO MAXIMUM
    CCF ;COMPLEMENT CARRY
    RET ;CARRY = 1 IF BUFFER FULL, O IF NOT
    ;INITIALIZE SIO, INTERRUPT SYSTEM
INIT:
    DI :DISABLE INTERRUPTS
    ; INITIALIZE BUFFER COUNTERS AND POINTERS, INTERRUPT FLAG
    SUB A
    LD (OIE),A ;INDICATE NO OUTPUT INTERRUFTS
    LD (ICNT),A ;BUIFFER COUNTERS = 0
    LD (OCNT),A ;ALL BUIFFER POINTERS = BASE ADDRESS
    LD (IHEAD),HL
    LD (ITAIL),HL
    LD HL.OBLIF
    LD (OHEAD),HL
    LD (OTAIL),HL
    ; INITIALIZE INTERRUPT VECTORS
\begin{tabular}{lll} 
LD & A,SIOIV SHR 8 & ;GET HIGH BYTE OF INTERRUPT PAGE \\
LD & I,A & ;SET INTERRUPT VECTGR IN ZBO \\
IM & 2 & INTERRUPT MODE 2 - VECTORS IN TABLE \\
LD & HL,RDHDLR & : ON INTERRUPT PAGE
\end{tabular}
    LD (SIORV),HL ;STORE READ VECTOR
    LD HL.WRHDLR
    LD (SIOWV),HL ;STORE WRITE VECTOR
    LD HL,EXHDLR
    LD (SIOEV),HL ;STORE EXTERNAL/STATUS VECTOR
    LD HL,REHDLR
    LD (SIOSV).HL :STORE SPECIAL RECEIVE VECTOR
    ; INITIALIZE I/O PORTS
    LD HL,SIOINT ;BASE ADDRESS OF INITIALIZATION ARRAY
    CALL IPORTS ;INITIALIZE SIO
    EI ; ENABLE INTERRUPTS
    RET
    ; INPUIT (READ) INTERRUIPT HANDLER
RDHDLR:
    PUSH AF ;SAVE REGISTERS
    PUSH BC
    PUSH DE
    PUSH HL
RD1:
\begin{tabular}{lll} 
IN & A, (SIOCAD) & : READ DATA FROM SIO \\
LD & C.A & :SAVE DATA IN REGISTER C \\
LD & \(H L, I C N T\) & ANY ROOM IN INPUT BUFFER?
\end{tabular}
```

| LD | A, (HL) |  |
| :--- | :--- | :--- |
| CP | SZIEUF |  |
| UR | NC. XITRH | : UUMP IF NO ROOM |
| INC | (HL) | INCREMENT INPUT BUFFER COUNTER |
| LD | HL, (ITAIL) | :STORE CHARACTER AT TAIL OF INPUT BUFFER |
| LD | (HL), C |  |
| CALL | INC.IPTR |  |
| LD | (ITAIL),HL |  |

XITRH:
POP HL :RESTORE REGISTERS
POP DE
PQP BC
POP AF
EI ;REENABLE INTERRUPTS
RET I
; OUTPUT (WRITE) INTERRUPT HANDLER
WRHDLF:
PLISH AF : SAVE REGISTERS
PUSH BC
PUSH DE
PUSH HL

| LD | A, (OCNT) | ; GET OUTPUT BUFFER COUNTER |
| :--- | :--- | :--- |
| OR | A | ;TEST FOR EMPTY BUFFER |
| IR | $Z, N O D A T A ~$ | ;UUMP IF NO DATA TO TRANSMIT |
| CALL | OUTDAT | ELSE OUTPUT DATA |

    ; IF AN QUTPUT INTERRUPT OCCURS WHEN NO DATA IS AVAILABLE.
    ; WE MUST DISABLE OUTPUT INTERRUPTS TO AVOID AN ENDLESS LOOF.
    ; WHEN THE NEXT CHARACTER IS READY, IT MUST BE SENT IMMEDIATELY
    - SINCE NO INTERRUPT WILL OCCUR. THIS STATE IN WHICH AN OIITFUT
    ; INTERRUPT HAS QCCURRED BUT HAS NOT BEEN SERVICED IS INDICATED
    ; BY CLEARING OIE (OUTPUT INTERRUPT EXPECTED FLAG.).
    NODATA:
$\begin{array}{ll}\text { SUB } & \text { A } \\ \text { LDIE), A } & \text { DO NOT EXPECT AN INTERRUPT }\end{array}$
$\begin{array}{lll}\text { OUT } & \text { (SIOCAS), A } & \text { :SELECT REGISTER O } \\ \text { LD } & A, O O 101000 B & \text { :RESET TRANSMITTER INTERRUPT }\end{array}$
OLIT (SIOC:AS), A
WRDONE:
POP HL :RESTORE REGISTERS
PQP DE
POP BC
POP AF
EI
RET I
;EXTERNAL/STATUS CHANGED INTERRUPT HANDLER

## EXHDLR:

| PUSH AF | AF |
| :--- | :--- |
| LD | A,OOO10000B |

```
    QUT (SIOCAS).A
    POP AF
EI :DCD OR CTS LINE CHANGED STATE, OR A
RETI ; BREAK WAS DETECTED
                                ; SERVICE HERE IF NECESSARY
; SPECIAL RECEIVE ERROR INTERRUPT
REHDLR:
\begin{tabular}{lll} 
PUSH & AF & \\
LD & A,OO110000B & ;RESET RECEIVE ERROR INTERRUPT \\
OUT & (SIOCAS).A & \\
POP & AF & \\
EI & & FRAMING ERROR OR OVERRUN ERROR OCCURRED \\
RETI & & : SERVICE HERE IF NECESSARY
\end{tabular}
```

; ※゙
; ROUTINE: OLITDAT
;PURPOSE: SEND CHARACTER TO SIO
; ENTRY: NONE
:EXIT: NONE
; REGISTERS USED: AF,DE,HL

QUTDAT:

| LD | HL, (OHEAD) |  |
| :--- | :--- | :--- |
| LD | A, (HL) | :GET DATA FROM HEAD OF OUTFUT BUFFER |
| OUT | (SIOCAD), A | : OUTPUT DATA |
| CALL | INC.OPTR | ;INCREMENT HEAD POINTER |
| LD | (OHEAD),HL |  |
| LD | HL, OCNT | ;DECREMENT OUTPUT BUFFER COUNT |
| DEC | (HL) |  |
| LD | A,OFFH |  |
| LD | (OIE),A | ;EXPECT AN OUTPUT INTERRUPT |
| RET |  |  |


; ROUTINE: INC.IPTR
;PURPQSE: INCREMENT FOINTER INTO INPUIT
; BLIFFER WITH WRAFAROUND
;ENTRY: HL = POINTER
;EXIT: HL = POINTER INCREMENTED WITH WFAPAROUND
;REGISTERS USED: AF,DE,HL

INCIPTR:

| INC. | HL | : INCREMENT POINTER |
| :---: | :---: | :---: |
| LD | DE,EIBUF | ; COMPARE POINTER, END OF BIIFFER |
| LD | A.L |  |
| CP | $E$ |  |
| RET | NZ |  |
| LD | A, H |  |
| CP | D |  |
| RET | NZ | : RETURN IF NOT EQUAL |
| LD | HL, IBUF | ; IF POINTER AT END OF BUFFER, |
| RET |  | ; SET IT BACK TO BASE ADDRESS |



```
;ROUTINE: INCOPTR
;PURPOSE: INCREMENT POINTER INTO OUTPUT
; BUFFER WITH WRAFAROUND
;ENTRY: HL = POINTER
;EXIT: HL = POINTER INCREMENTED WITH WRAPAROUND
; REGISTERS USED: AF,DE,HL
```



```
INCOPTR:
\begin{tabular}{lll} 
INC & \(H L\) & ; INCREMENT POINTER \\
LD & DE, EOBUF & ;COMPARE POINTER: END OF BUFFER
\end{tabular}
LD A.L
CP E
RET NZ
LD A.H
CP D
RET NZ
LD HL,OBLIF ;IF POINTER AT END OF BUFFER,
RET ; SET IT BACK TO BASE ADDRESS
```



```
- ROUTINE: IPORTS
: PURPOSE: INITIALIZE I/O PORTS
:ENTRY: HL = EASE ADDRESS OF INITIALIZATION ARRAY
:EXIT: DATA OUITPUT TO PORTS
-REGISTERS USED: AF.BC.HL
```



```
IPORTS:
;GET NUMBER OF DATA BYTES TO SEND TO CURRENT PORT
;EXIT IF NUMBER OF BYTES IS O, INDICATING TERMINATOR
LD
OR
OR (HL)
RET
LD
INC
INC
B,A
; \(\mathrm{C}=\mathrm{PORT}\) ADLRESS
; HL = BASE ADDRESS OF OUTPUT DATA
Ln C. (HL) :GET PORT ADNRESS
INC HL :POINT TO FIRST DATA VALUE (NEXT BYTE)
; OUTPUT DATA AND CONTINUE TO NEXT PORT
OTIR ;SEND DATA VALUES TO PORT
IR IPORTS :CONTINUE TO NEXT PORT ENTRY
:SIO INITIALIZATION DATA
SIOINT:
; RESET CHANNEL A
DB 1 :OUTPUT 1 BYTE
DB SIOCAS ;TO CHANNEL A COMMAND/STATUS
DB OOO11000B :SELECT WRITE REGISTER O ; BITS 2,1,0 = 0 (WRITE REGISTER 0)
;BITS \(5,4,3=011\) (CHANNEL RESET)
; BITS 7,6 = 0 (DO NOT CARE)
```

| $\begin{aligned} & \text {; SET } \\ & \mathrm{DB} \end{aligned}$ | INTERRUPT VECTOR | and allow status to affect it ; OUTPUT 2 BYTES |
| :---: | :---: | :---: |
| DB | SIOCRS | ; DESTINATION IS COMMAND REGISTER B |
| DB | 00000010 B | : SELECT WRITE REGISTER 2 |
| DB | SIOIV AND OFFH | ;SET INTERRUPT VECTOR FOR SIO |
| DB | 00000001 B | : SELECT WRITE REGISTER |
| DB | O00001008 | ; TURN ON STATUS AFFECTS VECTOR |
| ; INITIALIZE CHANNEL A OUTPUT B BYTES |  |  |
|  |  |  |
| DB | SIOCAS | ; DESTINATION IS COMMAND REGISTER A |
| ; INITIALIzE baud rate control |  |  |
| DB | O0010100B | ; SELECT WRITE REGISTER 4 |
|  |  | ; RESET EXTERNAL/STATUS INTERRUPT |
| DB | 01001000B | : BIT O $=0$ (NO PARITY) |
|  |  | - BIT $1=0$ (DON'T CARE) |
|  |  | ; BITS $3,2=10$ ( $11 / 2$ STOP BITG) |
|  |  | ; BITS $5.4=00$ (DON T CARE) |
|  |  | ;BITS 7,6 = 01 (16 TIMES CLOCK) |

; INITIALIZE RECEIVE CONTROL

| DB | OOOOOO11B | :SELECT WRITE REGISTER 3 |
| :--- | :--- | :--- |
| DB | 11000001 B | ;BIT $0=1$ (RECEIVE ENABLE) |
|  |  | ;BITS $4,3,2,1=0$ (DON'T CARE) |
|  |  | :BIT $5=0$ (NO AUTG ENABLE) |
|  |  | ;BIT $7,6=11$ (RECEIVE 8 BITS/CHAR) |

; INITIALIZE TRANSMIT CONTROL
DB OOO00101B :SELECT WRITE REGISTER 5
DB 11101010 B ;BIT $0=0$ (NO CRC ON TRANSMIT)
;BIT $1=1$ (REQUEST TO SEND)
-BIT $2=0$ (DON T CARE)
;BIT $3=1$ (TRANSMIT ENABLE)
;BIT $4=0$ (DO NOT SEND BREAK)
;BITS 6,5 = 11 (TRANSMIT 8 BITS/CHAR)
;BIT $7=1$ (DATA TERMINAL READY)
DB 00000001B ;SELECT WRITE REGISTER 1
$\mathrm{DB} \quad 00011011 \mathrm{~B} \quad: \mathrm{BIT} 0=1$ (EXTERNAL INTERRUPTS)
;BIT $1=1$ (ENABLE TRANSMIT INTERRUPT)
;BIT $2=0$ (DO NOT CARE)
:BITS 4.3 = 11 (RECEIVE INTERRUPTS ON
; ALL CHARS. PARITY DOES NOT AFFECT
; VECTOR)
-BITS 7.6.5 = 000 (NO WAIT/READY
; FUNCTION.
$\mathrm{DB} \quad 0 \quad$;END OF TARLE
; DATA SECTION

| IHEAD: | ns | 2 | ; ADDRESS <br> ; BUFFER |  | OLDEST | CHARACTER | IN | INPUT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ITAIL: | Ds | 2 | ; ADDRESS <br> ; BUFFER |  | NEWEST | CHARACTER | IN | InPut |
| ICNT: | DS | 1 | ; Number | OF | CHARACT | ERS IN INP |  | BUFFER |
| OHEAD: | DS | 2 | ; ADDRESS |  | OLDEST | CHARACTER |  | OUTPUT |


; SAMPLE EXECUTION:

| ;CHARACTER EQUATES |  |  |  |
| :--- | :--- | :--- | :---: |
| ESCAPE | EQU | IBH |  |
| TESTCH | EQU ASCI I ESCAPE CHARACTER |  |  |

Scilc:
CALL INIT ;INITIALIZE SIO, INTERRUPT SYSTEM
: SIMPLE EXAMPLE - READ AND ECHO CHARACTER
; UNTIL AN ESC IS RECEIVED
LOOP:

| CALL | INCH | ;READ CHARACTER |
| :--- | :--- | :--- |
| PUSH | AF |  |
| CALL | OUTCH | ECHO CHARACTER |
| POP | AF |  |
| CP | ESCAPE | IS CHARACTER AN ESCAPE? |
| JR | NZ,LOOP | STAY IN LOOP IF NOT |

; AN ASYNCHRONOUS EXAMPLE
; OUTPUT "A" TO CONSOLE CONTINUQUSLY BUTT ALSO LOOK AT
; INPUT SIDE, READING AND ECHOING ANY INPUT CHARACTERS
ASYNLP:
; OUTPUT AN "A" IF OUTPUT IS NOT BUSY
CALL OUTST IIS OUTPUT BUSY?
IR C.ASYNLP ; JUMP IF IT IS
LD A.TESTCH
CALL OUITCH ; OUTPUT CHARACTER
: CHECK INPUT PORT
; ECHO CHARACTER IF ONE IS AVAILABLE
: EXIT ON ESCAPE CHARACTER

| CALL | INST | ;IS INPUT DATA AVAILABLE? |
| :--- | :--- | :--- |
| JR | NC, ASYNLP | ;JIIMP IF NOT (SEND ANOTHER "A") |
| CALL | INCH | ;GET CHARACTER |
| CP | ESCAPE | IS IT AN ESCAPE CHARACTER? |
| IR | Z,DONE | ;BRANCH IF IT IS |

424 interrupts

|  | CALL | OUTCH |
| :--- | :--- | :--- |
| IP | ASYNLP | :ELSE ECHO CHARACTER |
| DONE: |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |

## Real-Time Clock and Calendar (CLOCK)

Maintains a time-of-day 24-hour clock and a calendar based on a real-time clock interrupt generated from a Z80 CTC. Consists of the following subroutines:

1. CLOCK returns the base address of the clock variables.
2. ICLK initializes the clock interrupt and the clock variables.
3. CLKINT updates the clock after each interrupt (assumed to be spaced one tick apart).

## Procedures

1. CLOCK loads the base address of the clock variables into register pair HL. The clock variables are stored in the following order (lowest address first): ticks, seconds, minutes, hours, days, months, less significant byte of year, more significant byte of year.
2. ICLK initializes the CTC, the interrupt system, and the clock variables. The arbitrary starting time is 00:00:00, January 1, 1980. A real application would clearly require some kind of outside intervention to load or change the clock.
3. CLKINT decrements the remaining tick count by 1 and updates the rest of the clock if necessary. Of course, the number of seconds and minutes must be less than 60 and the

## Registers Used:

1. CLOCK: HL
2. ICLK: AF, HL,I
3. CLKINT: None

## Execution Time:

1. CLOCK: 20 cycles
2. ICLK: 251 cycles
3. CLKINT: 93 cycles if only TICK must be decremented; 498 cycles maximum if changing to a new year.
Program Size: 171 bytes
Data Memory Required: 8 bytes for the clock variables starting at address CLKVAR
number of hours must be less than 24 . The day of the month must be less than or equal to the last day for the current month; an array of the last days of each month begins at address LASTDY. If the month is February (\#2), the program checks if the current year is a leap year. This involves determining whether the two least significant bits of memory location YEAR are both 0 s . If the current year is a leap year, the last day of February is the 29th, not the 28th. The month number may not exceed 12 (December) or a carry to the year number is necessary. The program must reinitialize the variables properly when carries occur; that is, TICK to DTICK; seconds, minutes, and hours to 0 ; day and month to 1 (meaning the first day and January, respectively).

## Entry Conditions

1. CLOCK: none
2. ICLK: none
3. CLKINT: none

## Exit Conditions

1. CLOCK: base address of clock variables in HL
2. ICLK: none
3. CLKINT: none

## 426

## Examples

These examples assume that the tick rate is DTICK Hz (less than 256 Hz - typical values would be 60 Hz or 100 Hz ) and that the clock and calendar are saved in memory locations:

Result:
March 8, 1982, 12:00.00 A.M. and DTICK ticks
$(\mathrm{TICK})=\mathrm{DTICK}$

$$
\begin{array}{ll}
(\mathrm{SEC})=0 & (\mathrm{DAY})=08 \\
(\mathrm{MIN})=0 & (\mathrm{MONTH})=03 \\
(\mathrm{HOUR})=0 & (\mathrm{YEAR})=1982
\end{array}
$$

2. Data:

Dec. 31, 1982, 11:59.59 p.m and 1 tick left

Result:
Jan. 1, 1983, 12:00.00 A.m./and DTICK ticks $(\operatorname{TICK})=\operatorname{DTICK} \quad(S E C)=0 \quad(D A Y)=1$ $(\mathrm{MIN})=0 \quad(\mathrm{MONTH})=1$ $($ HOUR $)=0($ YEAR $)=1$

$$
\begin{array}{lll}
(\mathrm{TICK})=1 & (\mathrm{SEC})=59 & (\text { DAY })=31 \\
& (\text { MIN })=59 & (\text { MONTH })=12 \\
& (\text { HOUR })=23 & (\text { YEAR })=1982
\end{array}
$$

March 7, 1982, 11:59.59 P.M. and 1 tick left

$$
\begin{array}{lll}
(\text { TICK })=1 & (\text { SEC })=59 & (\text { DAY })=07 \\
& (\text { MIN })=59 & (\text { MONTH })=03 \\
& (\text { HOUR })=23 & (\text { YEAR })=1982
\end{array}
$$

ticks before a carry, counted down from DTICK
seconds ( 0 to 59 )
minutes ( 0 to 59 )
hour of day (0 to 23)
day of month (1 to $28,29,30$, or 31 )
month of year ( 1 through 12) current year

1. Data:
```
; Register HL = Base address of time variables;
    None ;
    Register= used: CLOCK
    HL ;
    ICLK: ;
    AF,HL,I ;
    CLK゙INT *
    None :
    Time: CLOCK -
    zo cycles ;
    ICLK ;
    251 cycles :
    CLKINT ;
    93 cycles normally if decrementing tick ;
    498 cycles maximum if changing to a new year ;
    Progra
    Data 8 bytes ;
                                    ;
    :ARBITRARY PORT ADDRESSES FOR ZBO CTC
CTC.CHO EQU \(80 H\);CTC CHANNEL O PORT
CTCITRP EQU OSOOOH FGTC INTERRUPT ADLREGS
CTCCMD EQU 10100111B :BIT 7 = 1 INTERRUPTS ENABLED
    ;BIT & = O TIMER MODE
    ;BIT 5 = 1 256 COUNT PRESCALER
    -BIT 4 = 0 NEGATIVE EDGE TRIGGER
    ;BIT 3 = 0 START TIMER AFTER TIME CONST
    ; BIT 2 = 1 TIME CONSTANT FOLLOWS
    :BIT 1 = 1 RESET CHANNEL
    ; BIT O = 1 CONTROL WORD
CTCTC EQU 250 TIME CONSTANT
    ; CALCULATION FOR TICK
        ASSUME A 4 MHZ CLOCK FOR CTC WITH PRESCALER = 256
            AND COUNT = 250=(4*10^6)/(250% 250)
            IS ABOUT 62 TICKS PER SECOND
DFLTS:
DTICK
    EQU 62 FDEFAULT TICK
    :RETURN BASE ADDRESS OF CLOCK VARIABLES
CLOCK:
    Ln HL,CLKVAR GET BASE ADDRESS OF CLOCK VARIABLES
    RET
    ; INITIALIZE CTC CHANNEL O AS A REAL-TIME CLOCK INTERRUPT
ICLK:
\begin{tabular}{llll} 
DI & & :DISABLE INTERRUPTS \\
LD & A,CTCITRP SHR 8 & \\
LD & I,A & ;SET UP INTERRUPT VECTOR \\
IM & 2 & ©SET INTERRUPT MODE 2 - VECTORS IN \\
& & TABLE ON INTERRUPT PAGE
\end{tabular}
```

```
\begin{tabular}{|c|c|c|c|c|}
\hline LD & HL, CLKINT & \multicolumn{3}{|l|}{\multirow[b]{2}{*}{; SET INTERRUPT ADDRESS}} \\
\hline LD & (CTCITRP), HL & & & \\
\hline LD & A. 1 & \multicolumn{3}{|l|}{\multirow[t]{2}{*}{; DISABLE CHANNEL 0}} \\
\hline OUT & (CTCCHO), A & & & \\
\hline LD & A.CTCITRP AND & OFFH & : LOW BYTE OF CTC & INTERRUPT \\
\hline OUT & ( CTCCCHO ), A & ; VECTOR & TO CTC & \\
\hline LD & A. CTCCMD & & & \\
\hline QUT & (CTCCHO), A & ; OUTPUT & C.TC COMMAND & \\
\hline LD & A. CTCTC & & & \\
\hline QUT & (CTCCHO), A & ; OUTPUT & TIME CONSTANT & \\
\hline
\end{tabular}
; INITIALIZE CLOCK VARIABLES TO ARBITRARY VALUE
:JANUARY 1. 1980 00:00.00
; A REAL CLOCK WOLILD NEED OUITSIDE INTERVENTION
: TO SET OR CHANGE VALUES
LD HL,TICK :INITIALIZE TICKS
INC. HL
SUB A
LD (HL),A ;SECOND = 0
INC. HL
LD (HL).A :MINUTE = O
INC 
INC A ;A = 1
INC HL
LD (HL),A ;DAY = 1 (FIRST)
INC HL
LD (HL),A ;MONTH = 1 (IANUARY)
LD HL.1980
LD (YEAR),HL ;YEAR = 1980
EI
RET
:HANDLE CLOCK INTERRUPT
CLKINT:
\begin{tabular}{|c|c|c|}
\hline PUSH & AF & : SAVE AF.HL \\
\hline PLISH & HL & \\
\hline LD & HL, TICK & \\
\hline DEC & (HL) & ; DECREMENT TICK COUNT \\
\hline UR & NZ, EXIT1 & ; JUMMP IF TICK NOT ZERO \\
\hline LD & (HL), DTICK & ; SET TICK COUNT BACK TO DEFAULL \\
\hline PUSH & BC. & : SAVE EC. DE \\
\hline PUSH & DE & \\
\hline LD & B, 0 & \(; 0=\) DEFALILT FOR SECONDS, MINUITES. \\
\hline \multicolumn{3}{|l|}{; INCREMENT SECONDS} \\
\hline INC. & HL & ; POINT AT SECONDS \\
\hline INC & (HL) & - INCREMENT TO NEXT SECOND \\
\hline LD & A, (HL) & \\
\hline CP & 60 & : \(5 E C O N D S=60 ?\) \\
\hline JR & C., EXITO & ;EXIT IF LESS THAN 60 SECONDS \\
\hline
\end{tabular}
```

| LD | (HL), B | ; ELSE SECONDS $=0$ |
| :---: | :---: | :---: |
| ; INCREMENT MINUTES |  |  |
| INC. | HL | ; POINT AT MINUTES |
| INC: | ( HL ) | ; INCREMENT TO NEXT MINUTE |
| LD | A, (HL) |  |
| CP | 60 | : MINUTES $=60 ?$ |
| UR | C., EXITO | ; EXIT IF LESS THAN GO MINUTES |
| LD | (HL), B | : ELSE MINUTES $=0$ |
| ; INCREMENT HOUR |  |  |
| INC: | HL | : POINT AT HOUR |
| INC | (HL) | ; INCREMENT TO NEXT HOUR |
| LD | A, (HL) |  |
| C.P | 24 | ; HOLIRS $=24 ?$ |
| UR | C., EXITO | ;EXIT IF LESS THAN 24 HOURS |
| LD | (HL), B | - ELSE HOUR $=0$ |
| ; INCREMENT DAY |  |  |
| EX | DE.HL | : SAVE ADDRESS OF HOUR |
| LD | HL, LASTDY-1 |  |
| LD | A. (MONTH) | : GET CURRENT MONTH |
| LD | C, A | ;REGISTER C = MONTH |
| LD | B. 0 |  |
| ADD | HL, BC | ; POINT AT LAST DAY OF MONTH |
| EX | DE, HL | ; RESTORE ADLRESS OF HOUR |
| INC | HL | : POINT AT DAY |
| LD | A, (HL) | ; GET CURRENT IIAY |
| INC: | (HL) | - INCREMENT TO NEXT DAY |
| EX | DE, HL | ; DE = ADDRESS OF LIAY |
| LD | B, A | ; REGISTER B = DAY |
| CP | (HL) | : IS CURRENT DAY END OF MONTH? |
| EX | DE, HL | ; HL = ADDRESS OF DAY |
| JR | C., EXITO | ;EXIT IF NOT AT END OF MONTH |



| ;FEBRUIARY OF A LEAF YEAR HAS 29 DAYS, NOT 28 DAYS |  |  |
| :--- | :--- | :--- |
| LD | A, B |  |
| CP | 29 | DET DAY |
| UR | C.EXITO | EXIT IF NOT $1 S T$ OF MARCH |

INC.MTH:

| LD | B, 1 | ; DEFAULT IS 1 FOR DAY AND MONTH |
| :---: | :---: | :---: |
| LD | (HL), B | ; DAY = 1 |
| INC | HL |  |
| INC: | (HL) | : INC:REMENT MONTH |
| LD | A, C | ; GET OLD MONTH |


|  | $\begin{aligned} & \text { CP } \\ & \mathrm{UR} \\ & \mathrm{LD} \end{aligned}$ | $12$ <br> NC, EXITO <br> (HL), B | ```; WAS OLD MONTH DECEMBER? ; EXIT IF NOT ; ELSE ; CHANGE MONTH TO 1 (JANLIARY)``` |
| :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { INCREM } \\ & \text { LD } \\ & \text { INC } \\ & \text { LD } \end{aligned}$ | ```MENT YEAR HL, (YEAR) HL (YEAR).HL``` |  |
| EXITO: |  |  |  |
|  | $\begin{aligned} & \text {; RESTOR } \\ & \text { POP } \\ & \text { POP } \end{aligned}$ | E REGISTERS DE <br> BC | ; RESTORE BC. DE |
| EXIT1: |  |  |  |
|  | POP | HL | : RESTORE HL.AF |
|  | POP | AF |  |
|  |  |  | - REENABLE INTERRUPTS |
|  |  |  | ; RETURN |
|  | : ARRAY | OF LAST DAYS OF | EACH MONTH |
| LASTDY: |  |  |  |
|  | DB | 31 | - IANUARY |
|  | DB | 28 | ; FEBRLIARY (EXCEPT LEAP YEARE) |
|  | DB | 31 | - MARCH |
|  | DB | 30 | ; APRIL |
|  | DB | 31 | - MAY |
|  | DB | 30 | ; IlINE |
|  | DB | 31 | - ullly |
|  | DB | 31 | ; Alugust |
|  | DB | 30 | : SEPTEMBER |
|  | DB | 31 | ; OCTOBER |
|  | DB | 30 | - NOVEMBER |
|  | DB | 31 | ; DECEMBER |
|  | : CLOCK | VARIABLES |  |
| CLKVAR: |  |  |  |
| TICK: | DS | 1 | ; TICKS LEFT IN CURRENT SECOND |
| SEC: | DS | 1 | ; SECONDS (0 TO 59) |
| MIN: | DS | 1 | ; MINUTES (0 TO 59) |
| HOUR: | DS | 1 | ; HOURS (0 TO 23) |
| DAY: | DS | 1 | - DAY (1 TO NUMBER OF DAYS IN A MONTH) |
| MONTH: | DS | 1 | ; MONTH 1=\IANUARY . $12=$ DECEMBER |
| YEAR: | DS | 2 | ; YEAR |
| ; |  |  |  |
| ; |  |  |  |
| ; | SAMPLE EXECUTION |  |  |
| ; |  |  |  |
| ; |  |  |  |
|  | $\begin{aligned} & \text { :CLOCK } \\ & \text { EQU } \end{aligned}$ | VARIABLE INDEXES 0 |  |
| TCkIDX | EQU | $0$ | ; INDEX TO TICK |


| SECIDX | EQU | 1 | ; INDEX TO SECOND |
| :---: | :---: | :---: | :---: |
| MINIDX | EQU | 2 | ; INDEX TO MINUTE |
| HRIDX | EQU | 3 | - INDEX TO HOLR |
| DAYIDX | EQU | 4 | ; INDEX TO LIAY |
| MTHIDX | EQU | 5 | : INDEX TO MONTH |
| YRIDX | EQU | 6 | ; INDEX TO YEAR |
| SC110: |  |  |  |
|  | CALL | ICLK | ; INITIALIZE CLOCK |
|  | ; INITIALIZE CLOCK TO 2/7/83 14:00:00 (2 PM. FEB. 7, 1983) CALL CLOCK ;HL = BASE ADDRESS OF CLOCK VARIABLES DI |  |  |
|  |  |  |  |
|  |  |  |  |
| PUSH HL |  |  |  |
|  | POP | IX | ; IX = ADDRESS OF TICKS |
|  | LD | ( IX SECII X$), 0$ | ; SECONDS $=0$ |
|  | LD | (IX+MINIDX).0 | : MINUTES $=0$ |
|  | LD | ( IX X HRIDX), 14 | ; HOUR $=14$ (2 PM) |
|  | LD | (IX + DAY IDX). 7 | : DAY = 7 |
|  | LD | (IX MTHIDX ), 2 | ; MONTH $=2$ (FEBRUARY) |
|  | LD | HL. 1983 |  |
|  | LD | ( I X + YRIDX), L | ; YEAR = 1983 |
|  | LD | (IX+YRIDX+1) $\cdot \mathrm{H}$ |  |
|  | EI |  |  |
|  | ; WAIT FOR CLOCK TO BE 2/7/83 14:01:20 (2:01.20 PM, FEB.7, 1983) |  |  |
|  | ; IX = BASE ADDRESS OF CLOCK VARIABLES |  |  |
|  | : NOTE: MUST BE CAREFUL TO EXIT IF CLOCK IS ACCIDENTALLY |  |  |
|  | ; SET AHEAD. IF WE CHECK ONLY FOR EQUALITY, WE MIGHT NEVER |  |  |
|  | ; FIND IT. THUS WE HAVE $>=$ IN TESTS BELOW, NOT JUST $=$ 。 |  |  |
|  | - WAIT FOR YEAR $>=1983$ |  |  |
| WAITYR: | DI |  | ; DISABLE INTERRUPTS TO LOALI 2-BYTE YEAR |
|  | LD |  | - GET YEAR |
|  | LD L. (IX Y YRIDX) |  |  |
|  | EI |  |  |
|  | OR | A | - ClEAR CARRY |
|  | SBC | HL, DE | ; COMPARE YEAR, 1983 |
|  | UR | C. WAITYR | : Jllmp IF NOT 1983 |
|  | ; WAIT FOR MONTH $>=2$ |  |  |
|  | PUSH | IX |  |
|  | POP | HL | ;HL = BASE ADDRESS OF CLOCK VARIABLES |
|  | LD | DE.MTHIDX |  |
|  | ADD | HL, DE | ;POINT AT MONTH |
|  | LD | B, 2 |  |
|  | CALL | WAIT | ; WAIT FOR FEBRUARY OR LATER |
|  | ; WAIT FOR DAY $>=7$ |  |  |
|  | DEC | HL | ; POINT AT DAY |
|  | LD | B,7 |  |
|  | CALL | WAIT | - WAIT FOR 7TH OR LATER |
|  | $\begin{aligned} & \text {; WAI } \\ & \text { DEC } \end{aligned}$ | $\begin{aligned} & \text { FOR HOUR }>=14 \\ & \text { HL } \end{aligned}$ | :POINT AT HOUR |

```
    LD B,14
    CALL WAIT FAIT FOR 2 PM OR LATER
    ; WAIT FOR MINUTE >= 1
    DEC HL ;POINT AT MINUITE
    LD B,I
    CALL WAIT
    ; WAIT FOR SECOND >= 20
    DEC
    LD B,20
    CALL WAIT
    ; DONE
HERE:
    IP HERE
    :IT IS NOW TIME OR LATER
```



```
;ROUTINE: WAIT
:PURPOSE: WAIT FOR VALUE POINTED TO BY HL
; TO BECOME GREATER THAN OR EQLIAL TO VALUE IN B
;ENTRY: HL = ADDRESS OF VARIABLE TO WATCH
; B = VALUE TO WAIT FOR
;EXIT: WHEN B >= (HL)
-USED: AF
```



```
WAIT:
\begin{tabular}{lll} 
LD & \(A,(H L)\) & \#GET PART OF CLOCK TIME \\
CP & \(B\) & :COMPARE TO TARGET \\
JR & \(C, W A I T\) & WAIT IF TARGET NOT REACHED
\end{tabular}
END
```


## Appendix A $\mathbf{Z 8 0}$ Instruction Set Summary

| ACCUMULATOR <br> $A$ | FLAGS <br> M | ACCUMULATOR <br> $A^{\prime}$ | FLAGS <br> $F^{\prime}$ |
| :---: | :---: | :---: | :---: |
| $B$ | $C$ | $B^{\prime}$ | $C^{\prime}$ |
| $D$ | $E$ | $D^{\prime}$ | $E^{\prime}$ |
| $H$ | L | $H^{\prime}$ | $L^{\prime}$ |


| INTERRUPT <br> VECTOR <br> I | MEMORY <br> REFRESH <br> R |
| :--- | :--- |
| INDEX REGISTER IX |  |
| INDEX REGISTERIY |  |
| STACK POINTER SP |  |
| PROGRAM COUNTER PC |  |

Figure A-1. Z80 internal register organization

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Z | X | H | X | $\mathrm{P} / \mathrm{V}$ | N | C |

WHERE:

| $C$ | $=$ CARRY FLAG |
| ---: | :--- |
| $N$ | $=$ ADD/SUBTRACT FLAG |
| P/V | $=$ PARITY/OVERFLOW FLAG |
| $H$ | $=$ HALF-CARRY FLAG |
| $Z$ | $=$ ZERO FLAG |
| $S$ | $=$ SIGNFLAG |
| $X$ | $=$ NOT USED |

Figure $\mathbf{A}$-2. Organization of the Z 80 flag register


RESTART TO $66_{H}$ OR $102_{10}$

NTERRUPT ENABLE / DISABLE FLIP FLOPS

| ACTION | IFF | IFF |  |
| :---: | :---: | :---: | :---: |
| CPU RESET | 0 | 0 |  |
| DI | 0 | 0 |  |
| El | 1 | 1 |  |
| LD A, I |  | - | IFF 2 - PARITY FLAG |
| LD A, A |  | - | $1 \mathrm{IF}_{2}$ - PARITY FLAG |
| ACCEPT $\overline{\text { NMI }}$ | 0 | - |  |
| RETN | $1 \mathrm{FF}_{2}$ | * | $1 F F_{2}-I F F_{1}$ |
| ACCEPT $\overline{\mathrm{NT}}$ |  | 0 |  |
| RETI | - | - |  |

"* indicates no change
Figure A-3. Z80 interrupt structure

Table A-1. Z80 Instructions in Alphabetical Order

| ADC HL, ss | Add with Carry Reg. pair ss to HL | CPL | Complement Acc. (1's comp) |
| :---: | :---: | :---: | :---: |
| ADC A, s | Add with carry operand s to Acc. | DAA | Decimal adjust Acc. |
| ADD A, n | Add value n to Acc. | DEC m | Decrement operand m |
| ADD A, r | Add Reg. r to Acc. | DEC IX | Decrement IX |
| ADD A, (HL) | Add location (HL) to Acc. | DEC IY | Decrement IY |
| ADD A, (IX+d) | Add location (IX+d) to Acc. | DEC ss | Decrement Reg. pair ss |
| ADD A, (IY+d) | Add location ( $1 \mathrm{Y}+\mathrm{d}$ ) to Acc. | DI | Disable interrupts |
| ADD HL, ss | Add Reg. pair ss to HL | DJNZ e | Decrement $B$ and Jump relative if $B \neq 0$ |
| ADD IX, pp | Add Reg. pair pp to 1 X |  |  |
| ADD IY, rr | Add Reg. pair rr to IY | EI | Enable interrupts |
| AND s | Logical 'AND' of operand s and Acc. | EX (SP), HL | Exchange the location (SP) and HL |
|  |  | EX (SP), IX | Exchange the location (SP) and IX |
| BIT b, (HL) | Test BIT b of location (HL) | EX (SP), IY | Exchange the location (SP) and IY |
| BIT b, ( $1 \mathrm{X}+\mathrm{d}$ ) | Test BIT b of location ( $\mathrm{i} \times+\mathrm{d}$ ) | EX AF, AF' | Exchange the contents of AF |
| BIT b, ( $1 Y+d$ ) | Test BIT b of location ( $\mathrm{Y}+\mathrm{d}$ ) |  | and AF' |
| BIT b, r | Test BIT b of Reg. r | EXDE, HL | Exchange the contents of $D E$ and HL |
| CALL cc, nn | Call subroutine at location nn if condition cc if true | EXX | Exchange the contents of $\mathrm{BC}, \mathrm{DE}$, $H L$ with contents of $\mathrm{BC}^{\prime}, D E^{\prime}, \mathrm{HL} .^{\prime}$ respectively |
| CALL nn | Unconditional call subroutine at location nn | HALT | HALT (wait for interrupt or reset) |
| CCF | Complement carry flag |  |  |
|  |  | IM 0 | Set interrupt mode 0 |
| CP s | Compare operand s with Acc. | IM 1 | Set interrupt mode 1 |
| CPD | Compare location (HL) and Acc. decrement HL and $B C$ | IM 2 | Set interrupt mode 2 |
| CPDR | Compare location (HL) and Acc. decrement HL and $B C$, repeat until $\mathrm{BC}=0$ | IN A, (n) | Load the Acc. with input from device $n$ |
| CPI | Compare location (HL) and Acc. increment $H L$ and decrement $B C$ | INr, (C) | Load the Reg. $r$ with input from device (C) |
|  |  | He (HL) | Increment location (HL) |
| CPIR | Compare location (HL) and Acc. increment HL , decrement BC repeat until $B C=0$ | INC IX | Increment IX |
|  |  | INC (IX+d) | Increment location ( $\mathrm{X}+\mathrm{d}$ ) |

Table A-1. (Continued)

| INC IY | Increment IY | LD A, (nn) | Load Acc. with location nn |
| :---: | :---: | :---: | :---: |
| INC (1Y+d) | Increment location ( $\mathrm{I}+\mathrm{d}$ ) | LD A, R | Load Acc. with Reg. R |
| INC r | Increment Reg. r | LD (BC), A | Load location (BC) with Acc. |
| INC ss | Increment Reg. pair ss | LD (DE), A | Load location (DE) with Acc. |
| IND | Load location (HL) with input | LD (HL), n | Load location (HL) with value n |
|  | from port (C), decrement HL and $B$ | LD dd, nn | Load Reg. pair dd with value nn |
| INDR |  | LD HL, (nn) | Load HL with location ( nn ) |
|  | from port (C), decrement HL and decrement $B$, repeat until $B=0$ | LD ( HL ) , r | Load location (HL) with Reg. r |
|  |  | LD I, A | Load I with Acc. |
| INI | Load location (HL) with input from port (C); and increment HL | LFIX, nn | Load IX with value nn |
|  | and decrement $B$ | LD IX, (nn) | Load IX with location (nn) |
| INIR | Load location (HL) with input from port (C), increment HL | LD ( $1 \mathrm{X}+\mathrm{d}$ ) , n | Load location (IX+d) with value $n$ |
|  | and decrement $B$, repeat until $B=0$ | LD ( $1 \mathrm{X}+\mathrm{d}$ ) , r | Load location (IX+d) with Reg. r |
|  |  | LD IY, nn | Load IY with value nn |
| JP (HL) | Unconditional Jump to (HL) | LD IY, (nn) | Load IY with location (nn) |
| JP (IX) | Unconditional Jump to (IX) | LD ( $1 Y+d$ ), $n$ | Load location ( $1 \mathrm{Y}+\mathrm{d}$ ) with value n |
| JP (IY) | Unconditonal Jump to (IY) | LD (IY+d), r | Load location (IY+d) with Reg. r |
| JP cc, nn | Jump to location nn if condition cc is true | LD (nn), A | Load location (nn) with Acc. |
| JP nn | Unconditional jump to location | LD (nn), dd | Load location (nn) with Reg. pair dd |
|  |  | LD (nn), HL | Load location ( nn ) with HL |
| JP C, e | Jump relative to PC+e if carry=1 | LD (nn), IX | Load location (nn) with IX |
| JRe | Unconditional Jump relative to PC+e | LD (nn), IY | Load location (nn) with IY |
| JP NC, e | Jump relative to PC+e if carry=0 | LD R, A | Load R with Acc. |
| JR NZ, e |  | LD r, (HL) | Load Reg. r with location (HL) |
|  | $\text { zero }(Z=0)$ | LD r, (IX+d) | Load Reg. r with location (IX+d) |
| JR Z, e | Jump relative to PC+e if zero ( $Z=1$ ) | LD r, ( $1 Y+d$ ) | Load Reg. r with location (1Y+d) |
| LD A, (BC) | Load Acc. with location (BC) | LD r, n | Load Reg. r with value n |
| LD A, (DE) | Load Acc. with location (DE) | LD r, r ${ }^{\prime}$ | Load Reg. r with Reg. $\mathrm{r}^{\prime}$ |
| LD A, I | Load Acc. with I | LD SP, HL | Load SP with HL |

Table A-1. (Continued)

| LD SP, IX | Load SP with IX | RES b, m | Reset Bit b of operand m |
| :---: | :---: | :---: | :---: |
| LD SP, IY | Load SP with IY | RET | Return from subroutine |
| LDD | Load location (DE) with location (HL) , decrement DE, HL and BC | RET cc | Return from subroutine if condition cc is true |
| LDDR | Load location (DE) with location $(H L)$, decrement DE, HL and BC; repeat until $B C=0$ | RETI RETN | Return from interrupt Return from non maskable interrupt |
| LDI | Load location (DE) with location (HL), increment DE, HL, decrement BC | RL m RLA | Rotate left through carry operand m Rotate left Acc. through carry |
| LDIR | Load location (DE) with location | RLC (HL) | Rotate location (HL) left circular |
|  | (HL), increment DE, HL, decrement $B C$ and repeat until $B C=0$ | RLC $(1 \mathrm{X}+\mathrm{d})$ $R L C(I Y+d)$ | Rotate location (IX+d) left circular Rotate location (IY+d) left circular |
| NEG | Negate Acc. (2's complement) | RLC r | Rotate Reg. r left circular |
| NOP | No operation | RLCA | Rotate left circular Acc. |
| OR s | Logical 'OR' or operand s and Acc. | RLD | Rotate digit left and right between Acc. and location (HL) |
| OTDR | Load output port (C) with location $(H L)$ decrement $H L$ and $B$, repeat | RR m | Rotate right through carry operand $m$ |
|  |  | RRA | Rotate right Acc. through carry |
| OTIR | Load output port (C) with location ( $H L$ ), increment HL, decrement $B$, repeat until $B=0$ | RRC m RRCA | Rotate operand $m$ right circular Rotate right circular Acc. |
| OUT (C), r | Load output port (C) with Reg. r | RRD | Rotate digit right and left between |
| OUT (n), A | Load output port ( n ) with Acc. |  | Acc. and location (HL) |
| OUTD | Load output port (C) with location $(H L)$, decrement HL and B | RST p | Restart to location p |
| OUTI | Load output port (C) with location ( HL ), increment HL and decrement | SBC A, s | Subtract operand s from Acc. with carry |
|  | B | SBC HL, ss | Subtract Reg. pair ss from HL. with |
| POP IX | Load IX with top of stack |  | carry |
| POP IY | Load IY with top of stack | SCF | Set carry flag ( $\mathrm{C}=1$ ) |
| POP qq | Load Reg. pair qq with top of stack | SET b, (HL) | Set Bit b of location (HL) |
| PUSH IX | Load IX onto stack | SET b, ( $1 \times+d$ ) | Set Bit b of location ( $1 X+d$ ) |
| PUSH IY | Load IY onto stack | SET b, (1Y+d) | Set Bit b of location ( $1 Y+d$ ) |
| PUSH qq | Load Reg. pair qq onto stack | SET b, r | Set Bit b of Reg. r |

Table A-1. (Continued)

| SLA $m$ | Shift operand $m$ left arithmetic | SUB $s$ | Subtract operand $s$ from Acc. |
| :--- | :--- | :--- | :--- |
| SRA $m$ | Shift operand $m$ right arithmetic | XOR $s$ | Exclusive 'OR' operand $s$ and Acc. |
| SRL $m$ | Shift operand $m$ right logical |  |  |

Table A-2. Z80 Operation Codes in Numerical Order

| OBJECT CODE | INSTRUCTION |  |
| :---: | :---: | :---: |
| 00 | NOP |  |
| 01 yyyy | LD | BC data 16 |
| 02 | LD | (BC) A |
| 03 | INC | BC |
| 04 | INC | B |
| 05 | DEC | 8 |
| 06 yy | LD | B data |
| 07 | RLCA |  |
| 08 | EX | AF AF |
| 09 | ADD | HL. BC |
| OA | LD | A (BC) |
| OB | DEC | BC |
| 0 C | INC | C |
| OD | DEC | C |
| OE yy | LD | C data |
| OF | RRCA |  |
| 10 disp-2 | DJNZ | disp |
| 11 yyyy | LD | DE data 16 |
| 12 | LD | (DE) A |
| 13 | INC | DE |
| 14 | INC | D |
| 15 | DEC | D |
| 16 yy | LO | D data |
| 17 | RLA |  |
| 18 disp-2 | JR | disp |


| OBJECT CODE | INSTRUCTION |  |
| :---: | :---: | :---: |
| 19 | ADD | HL DE |
| 1A | LD | A (DE) |
| 1 B | DEC | DE |
| 1 C | INC | E |
| 1 D | DEC | E |
| $1 \mathrm{E} y \mathrm{y}$ | LD | Edata |
| 1F | RRA |  |
| 20 disp-2 | JR | NZ. disp |
| 21 yyyy | LD | HL data 16 |
| 22 ppqq | LD | (addr) HL |
| 23 | INC | HL |
| 24 | INC | H |
| 25 | DEC | H |
| 26 yy | LD | H data |
| 27 | DAA |  |
| 28 disp-2 | JR | Z. disp |
| 29 | ADD | HL. HL |
| 2A ppqq | LD | HL. (addr) |
| 2B | DEC | HL |
| 2 C | INC | L |
| 2 D | DEC | L |
| 2E | LD | L data |
| 2 F | CPL |  |
| 30 disp-2 | JR | NC disp |
| 31 yyyy | LD | SP data 16 |

Table A-2. (Continued)

| OBJECT CODE | INSTRUCTION |  | OBJECT CODE$\mathrm{CB} 00 \mathrm{rrr}$ | INSTRUCTION |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 32 ppqq | LD | (addr).A |  | RLC | reg |
| 33 | NC | SP | CB 06 | RLC | ( HL ) |
| 34 | NC. | (HL) | CB 01 rrr | RRC | reg |
| 35 | DEC | (HL) | CB OE | RRC | (HL) |
| 36 yy | LD | (HL) data | CB 1 Orrr | RL | reg |
| 37 | SCF |  | CB 16 | RL | (HL) |
| 38 | JR | C.disp | CB 11 rrr | RR | reg |
| 39 | ADD | HL.SP | CB 1E | RR | (HL) |
| 3 A ppqq | LD | A laddr) | CB 20 Orr | SLA | reg |
| 38 | DEC | SP | CB 26 | SLA | (HL) |
| 3 C | INC | A | CB 21 rrr | SRA | reg |
| 30 | DEC. | A | CB 2E | SRA | (HL) |
| 3 Eyy | LD | A data | CB 31 rrr | SRL | reg |
| 3F | CCF |  | CB 3E | SRL | (HL) |
| 4 Osss | LO | Breg | CB 01 bbbrrr | BIT | b reg |
| 46 | LD | $\mathrm{B}(\mathrm{HL})$ | CB 01bbb 110 | BIT | b. (HL) |
| 4 1sss | LD | Creg | CB 10bbbrr | RES | b reg |
| 4 E | LD | $\mathrm{C}(\mathrm{HL})$ | CB 10bbb 110 | RES | $b(H L)$ |
| 5 Osss | LD | D reg | CB 11 bbbrrr | SET | b reg |
| 56 | LD | D (HL) | CB 11 bbb 110 | SET | b (HL) |
| 5 1sss | LD | E.reg | CC ppqq | CALL | Z.addr |
| 5 E | LD | $E(H L)$ | CD ppqq | CALL | addr |
| 6 Osss | LD | Hreg | CE yy | ADC | Adata |
| 66 | LD | $\mathrm{H}(\mathrm{HL})$ | CF | RST | 08H |
| 6 1sss | LD | L reg | DO | RET | NC |
| 6 E | LD | L. $(\mathrm{HL})$ | D1 | POP | DE |
| 7 Osss | LD | (HL) reg | D2 ppqq | JP | NC addr |
| 76 | HALT |  | D. 3 yy | OUT | (port).A |
| 7 Isss | LD | A reg | D4 ppqq | CALL | NC addr |
| 7 E | LD | A (HL) | D5 | PUSH | DE |
| 80 rrr | ADD | A reg | D6 yy | SUB | data |
| 86 | ADD | A( HL ) | D7 | RST | 10 H |
| 81 rrr | $A D C$. | A.reg | D8 | RET | C |
| 8E | ADC | A. HL ) | D9 | EXX |  |
| 90 rrr | SUB | reg | DA ppqq | JP | C addr |
| 96 | SUB | (HL) | DB yy | IN | A (port) |
| 9 lrrr | SBC. | A reg | DC ppqq | CALL | C addr |
| 9 E | SBC. | A (HL) | DD 00xx 9 | ADD | 1X.pp |
| A Orrr | AND | reg | DD 21 yyyy | LD | IX data 16 |
| A6 | AND | $(\mathrm{HL})$ | DD 22 ppqq | LD | (addr).IX |
| A 1 rrr | XOR | reg | DD 23 | INC. | IX |
| AE | XOR | ( HL ) | OD 2A ppqq | LD | \| $\times$ (addr) |
| B Orrr | OR | reg | DD 2B | DEC | IX |
| B6 | OR | ( HL ) | DD 34 disp | INC | ( $1 \mathrm{X}+$ disp) |
| B 1 rrr | CP | reg | DD 35 disp | DEC | ( X + + disp) |
| BE | CP | ( HL ) | DD 36 disp yy | LD | $(1 X+$ disp) data |
| CO | RET | NZ | DD 01ddd 110 disp | LD | reg. $(1 X+$ disp) |
| C1 | POP | BC | DD 7 Osss disp | LD | $(\mid X+$ disp) reg |
| C2 ppqq | JP | NZ addr | DD 86 disp | ADD | A. (IX + disp) |
| C3 ppqq | JP | addr | DD 8E disp | ADC | A. (IX + disp) |
| C4 ppqq | CALL | NZ. addr | DD 96 disp | SUB | $(1 X+$ disp $)$ |
| C5 | PUSH | $B C$. | DD 9E disp | SBC | A. $(1 X+$ disp) |
| C6 yy | ADD | A data | DD A6 disp | AND | ( $\mid X+$ disp) |
| C7 | RST | OOH | DD AE disp | XOR | $(1 X+$ disp $)$ |
| C8 | RET | 7 | DD 86 disp | OR | $(1)+$ disp $)$ |
| C9 | RET |  | DO BE disp | CP | $(I X+$ disp $)$ |
| CA ppqq | JP | 2 addr | DD CB disp 06 | RLC | $(1 X+$ disp $)$ |

Table A-2. (Continued)

| OBJECT CODE | INSTRUCTION |  |
| :---: | :---: | :---: |
| DD CB disp OE | RRC | (IX + disp) |
| DD CB disp 16 | RL. | (IX + disp) |
| DD CB disp 1E | RR | (IX + disp) |
| DD CB disp 26 | SLA | (IX X disp) |
| DD CB disp 2E | SRA | $(1 X+$ disp) |
| DD CB disp 3E | SRL | ( $1 X+$ disp) |
| DD CB disp 01bbb110 | BIT | $b(i X+$ disp $)$ |
| DD CB disp 10bbb 110 | RES | $b(1 X+$ disp $)$ |
| DD CB disp 11bbbl10 | SET | $b \\| X+$ disp $)$ |
| DD E1 | POP | $1 \times$ |
| DD E3 | EX | (SP) ! $x$ |
| DD E5 | PUSH | IX |
| DD E9 | JP | (IX) |
| DD F9 | LD | SP IX |
| DE yy | SBC | A data |
| DF | RST | 18 H |
| EO | RET | PO |
| E1 | POP | HL |
| E2 ppqq | JP | PO addr |
| E3 | EX | (SP). HL |
| E4 ppqq | CALL | PO. addr |
| E5 | PUSH | HL. |
| E6 yy | AND | data |
| E7 | RST | 2 OH |
| E8 | RET | PE |
| E9 | JP | (HL) |
| EA ppqq | JP | PE.addr |
| EB | EX | DE HL |
| EC ppqq | CALL | PE addr |
| ED 01ddd000 | IN | reg. (C) |
| ED 01sss001 | OUT | (C) reg |
| ED 01xx 2 | SBC | HL.rp |
| ED 01xx 3 ppqq | LD | (addr) rp |
| ED 44 | NEG |  |
| ED 45 | RETN |  |
| ED 010nn 110 | IM | m |
| ED 47 | LD | $1 . \mathrm{A}$ |
| ED 01xx $=A$ | ADC | HL.rp |
| ED 01xx B ppqq | LD | rp (addr) |
| ED 4D | RETI |  |
| ED 4F | LD | R.A |
| ED 57 | LD | A 1 |
| ED 5F | LD | A.R |
| ED 67 | RRD |  |
| ED 6F | RLD |  |
| ED A0 | LDI |  |
| ED A1 | CPI |  |
| ED A2 | INI |  |
| ED A3 | OUT: |  |
| ED A8 | LDD |  |
| ED A9 | CPD |  |
| ED AA | IND |  |
| $E D A B$ | OUTD |  |
| ED BO | LDIR |  |
| ED 81 | CPIR |  |
| ED B2 | INIR |  |
| ED B3 | OTIR |  |


| OBJECT CODE | INSTRUCTION |  |
| :---: | :---: | :---: |
| ED 88 | LDDR |  |
| ED B9 | CPDR |  |
| ED BA | INDR |  |
| ED BB | OTDR |  |
| EE yy | XOR | data |
| EF | RST | 28 H |
| FO | RET | P |
| F1 | POF | AF |
| F2 ppqq | JP | Paddr |
| F3 | DI |  |
| F4 ppqq | CALL | Paddr |
| F5 | PUSH | AF |
| F6 yy | OR | data |
| F7 | RST | 30 H |
| F8 | RET | M |
| F9 | LD | SP.HL |
| FA ppqq | JP | M addr |
| FB | EI |  |
| FC ppqq | CALL | M addr |
| FD 00xx 9 | ADD | IY Ir |
| FD 21 yyyy | LD | IY data 16 |
| FD 22 ppqq | LD | (addr) IY |
| FD 23 | INC | IY |
| FD 2A ppqq | LD | IY (addr) |
| FD 2B | DEC | IY |
| FO 34 disp | INC | $(Y+$ disp $)$ |
| FD 35 disp | DEC | $(\mathrm{Y}+\mathrm{disp})$ |
| FD 36 disp yv | LD | ( $\mid Y+$ disp) data |
| FD 01ddd 110 disp | LD | reg (IY + disp) |
| FD 7 Osss disp | LD | (IY + disp).reg |
| FD 86 disp | ADD | $A(\mid Y+\operatorname{disp})$ |
| FD 8 E disp | ADC | $\mathrm{A}(\mathrm{Y} Y+\mathrm{disp})$ |
| FD 96 disp | SUB | (IY + disp) |
| FD 9E disp | SBC | A. $(1 Y+$ disp) |
| FD A6 disp | AND | $(\mid Y+$ disp) |
| FD AE disp | XOR | ( Y + disp) |
| FD B6 disp | OR | $(\mathrm{Y}+\mathrm{disp})$ |
| FD BE disp | CP | ( $1 Y+$ disp) |
| FD CB disp 06 | RLC | $(1 Y+$ disp) |
| FD CB disp OE | RRC | $(1 Y+$ disp) |
| FD CB disp 16 | RL. | $(\mid Y+$ disp $)$ |
| FD CB disp 1E | RR | $(1 Y+$ displ |
| FD CB disp 26 | SLA | $(\mid Y+d i s p)$ |
| FD CB disp 2E | SRA | ( $\mid Y+$ disp) |
| FD CB disp 3E | SRL | $(\mathrm{Y}+$ + disp) |
| FD CB disp 01bbb 110 | BIT | b. $(1 Y+$ disp) |
| FD CB disp 10 bbb 110 | RES | b. $(1 Y+$ disp) |
| FD CB disp 11 bbb 110 | SET | b. $(\mid Y+$ disp) |
| FD E1 | POP | IY |
| FDE3 | EX | (SP)IY |
| FD E5 | PUSH | IY |
| FD E9 | JP | (IY) |
| FD F9 | LD | SP.IY |
| FE yy | CP | data |
| FF | RST | 38 H |

Table A-3. Z80 8-Bit Load Instructions


Table A-4. Z80 16-Bit Load Instructions


Table A-5. Z80 Exchange, Block Transfer, and Block Search Instructions


Table A-6. Z80 8-Bit Arithmetic and Logical Instructions


Notes: The V symbol in the P/V flag column indicates that the P'V flag contains the overflow of the result of the operation Similarly the $P$ symbol indicates parity. $V=1$ means overflow, $V=0$ means not overflow $P=1$ means parity of the result is even, $\mathrm{P}=0$ means parity of the result is odd

Flag Notation: = flag not affected, $0=$ flag reset, $1=$ flag set, $X=$ flag is unknown,
$\ddagger=$ flag is affected according to the result of the operation

Table A-7. Z80 General-Purpose Arithmetic and CPU Control


Notes: IFF indicates the interrupt enable flip-flop CY indicates the carry flip-flop.

Flag Notation: $\bullet=$ flag not affected, $0=$ flag reset, $1=$ flag set, $X=$ flag is unknown, $\ddagger=$ flag is affected according to the result of the operation.

Table A-8. Z80 16-Bit Arithmetic Instructions


Notes: ss is any of the register pairs BC, DE, HL, SP pp is any of the register pairs $\mathrm{BC}, \mathrm{DE}, \mathrm{IX}, \mathrm{SP}$ rr is any of the register pairs BC, DE, IY, SP.

Flag Notation: $\quad=$ flag not affected, $0=$ tlag reset, $\mathrm{I}=$ flag set. $\mathrm{X}=$ flag is unknown, $t=$ flag is affected according to the result of the operation.

Table A-9. Z80 Rotate and Shift Instructions


Table A-10. Z80 Bit Manipulation Instructions


Notes: The notation $s_{b}$ indicates bit b (0 to 7) or locations.
Flag Notation: = flag not affected, $0=$ flag reset, $1=$ flag set. $X=$ flag is unknown, $\ddagger=$ flag is affected according to the result of the operation.

Table A-11. Z80 Jump Instructions


Table A-12. Z80 Call and Return Instructions


Table A-13. Z80 I/O Instructions

| Mnemonic | Symbolic <br> Operation | Flags |  |  |  |  |  | Op-Code | No. of Bytes | No. of M Cycles | No. of $T$ States | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | C | Z | P/ | S | N | H | 76543210 |  |  |  |  |
| IN A, (n) | $A \leftarrow(n)$ | $\bullet$ | - | - | - | - | - | $\begin{array}{ccc}11 & 011 & 011 \\ - & n & \rightarrow\end{array}$ | 2 | 3 | 11 | $\begin{aligned} & \text { n to } A_{0} \sim A_{7} \\ & \text { Acc to } A_{8} \sim A_{15} \end{aligned}$ |
| IN r, (C) | $r \leftarrow(C)$ <br> if $\mathrm{r}=110$ only the flags will be affected | - | $\ddagger$ | $\mathbf{P}$ | $\ddagger$ | 0 | $t$ | $\begin{array}{lll}11 & 101 & 101\end{array}$ | 2 | 3 | 12 | $\mathbf{C} \text { to } \mathbf{A}_{0} \stackrel{\circ}{\sim} \mathbf{A}_{7}$ |
|  |  |  |  |  |  |  |  | 01 r 000 |  |  |  | $B \text { to } A_{8} \sim A_{15}$ |
|  |  |  | (1) |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & (\mathrm{HL}) \leftarrow(\mathrm{C}) \\ & \mathrm{B} \leftarrow \mathrm{~B}-1 \\ & \mathrm{HL} \leftarrow \mathrm{HL}+1 \end{aligned}$ | X | $\ddagger$ | X | X | 1 | X | $\begin{array}{lll}11 & 101101\end{array}$ | 2 | 4 | 16 | $C \text { to } A_{0} \sim A_{7}$ |
|  |  |  |  |  |  |  |  | 10100010 |  |  |  | $B \text { to } A_{8} \sim A_{15}$ |
|  |  |  |  |  |  |  |  |  |  |  |  |  |
| INIR | $\begin{aligned} & (\mathrm{HL})-(\mathrm{C}) \\ & \mathrm{B} \leftarrow \mathrm{~B} \cdot 1 \\ & \mathrm{HL} \leftarrow \mathrm{HL}+1 \end{aligned}$ <br> Repeat until $B=0$ | X | 1 | X | X | 1 | X | 11101101 | 2 | 5 | 21 |  |
|  |  |  |  |  |  |  |  | $10 \quad 110010$ |  | (If $\mathrm{B} \neq 0$ ) |  | $B \text { to } A_{8} \sim A_{15}$ |
|  |  |  |  |  |  |  |  |  | 2 | 4 | 16 |  |
|  |  |  |  |  |  |  |  |  |  | (If $\mathrm{B}=0$ ) |  |  |
|  |  |  | (1) |  |  |  |  |  |  |  |  |  |
| IND | $\begin{aligned} & (\mathrm{HL}) \leftarrow(\mathrm{C}) \\ & \mathrm{B} \leftarrow \mathrm{~B}-1 \\ & \mathrm{HL} \leftarrow \mathrm{HL}-1 \end{aligned}$ | X | $\pm$ | X | X | 1 | X | 111101101 | 2 | 4 | 16 | $\mathrm{C} \text { to } \mathrm{A}_{0}-\mathrm{A}_{7}$ |
|  |  |  |  |  |  |  |  | $10 \quad 101010$ |  |  |  | $B \text { to } A_{8}-A_{15}$ |
|  |  |  |  |  |  |  |  |  |  |  |  |  |
| INDR | $(\mathrm{HL}) \leftarrow(\mathrm{C})$ <br> $B \leftarrow B-1$ <br> $\mathrm{HL} \leftarrow \mathrm{HL}-1$ <br> Repeat until $B=0$ | X | 1 | X | X | 1 | X | $\begin{array}{lll}11 & 101 & 101\end{array}$ | 2 | 5 | 21 |  |
|  |  |  |  |  |  |  |  | 10111010 |  | (If $\mathrm{B} \neq 0$ ) |  | $B \text { to } A_{8} \times A_{15}$ |
|  |  |  |  |  |  |  |  |  | 2 | 4 | 16 |  |
|  |  |  |  |  |  |  |  |  |  | (If $B=0$ ) |  |  |
| OUT (n), A | $(\mathrm{n}) \leftarrow \mathrm{A}$ | - | - | - | - | - | - | $\begin{aligned} & 11010011 \\ & -n \rightarrow \end{aligned}$ | 2 | 3 | 11 | $\begin{aligned} & \text { n to } A_{0} \sim A_{7} \\ & \text { Acc to } A_{8} \sim A_{15} \end{aligned}$ |
| OUT (C), r | (C) $\leftarrow r$ | - | - | - | - | - | - | $11 \quad 101 \quad 101$ | 2 | 3 | 12 | $\mathrm{C} \text { to } \mathrm{A}_{0} \sim \mathrm{~A}_{7}$ |
|  |  |  | - |  |  |  |  | 01 r 001 |  |  |  | $B \text { to } A_{8} \sim A_{15}^{\prime}$ |
| OUTI | $\begin{aligned} & (\mathrm{C}) \leftarrow(\mathrm{HL} .) \\ & \mathrm{B} \leftarrow \mathrm{~B}-1 \\ & \mathrm{HL} \leftarrow \mathrm{HL}+1 \end{aligned}$ | X | $\ddagger$ | X | X | 1 | X | $11101101$ | 2 | 4 | 16 | $C$ to $A_{0} \sim A_{7}$ |
|  |  |  |  |  |  |  |  | $10 \quad 100 \quad 011$ |  |  |  | $B$ to $A_{8} \sim A_{15}$ |
|  |  |  |  |  |  |  |  |  |  |  |  |  |
| OTIR | $\begin{aligned} & (\mathrm{C}) \leftarrow(\mathrm{HL}) \\ & \mathrm{B} \leftarrow \mathrm{~B}-1 \\ & \mathrm{HL} \leftarrow \mathrm{HL}+1 \\ & \text { Repeat until } \\ & \mathrm{B}=0 \end{aligned}$ | X | 1 | X | X | 1 | X | $\begin{array}{ll} 11 \quad 101 \quad 101 \end{array}$ | 2 | 5 (If $\mathrm{B} \neq 0)$ | 21 |  |
|  |  |  |  |  |  |  |  | 10110011 |  | (If $\mathrm{B} \neq 0$ ) |  | $B \text { to } A_{8}-A_{15}$ |
|  |  |  |  |  |  |  |  |  | 2 | 4 | 16 |  |
|  |  |  |  |  |  |  |  |  |  | (If $\mathrm{B}=0$ ) |  |  |
|  |  |  | (1) |  |  |  |  |  |  |  |  |  |
| OUTD | $\begin{aligned} & (\mathrm{C}) \leftarrow(\mathrm{HL}) \\ & \mathrm{B} \leftarrow \mathrm{~B} \cdot 1 \\ & \mathrm{HL} \leftarrow \mathrm{HL}-\mathrm{I} \end{aligned}$ | X | $\ddagger$ | X | X | 1 | X | 11101101 | 2 | 4 | 16 | ( to $A_{0} \sim A_{7}$ |
|  |  |  |  |  |  |  |  | $10 \quad 101011$ |  |  |  | B to $A_{8} \sim A_{15}$ |
|  |  |  |  |  |  |  |  |  |  |  |  |  |
| OTDR | $(\mathrm{C}) \leftarrow(\mathrm{HL})$ <br> $\mathrm{B}-\mathrm{B}-1$ <br> HL - HL -1 <br> Repeat until $\mathrm{B}=0$ | X | 1 | X | X 1 | 1 | X | $\begin{array}{lll}11 & 101 & 101\end{array}$ | 2 | $\left\lvert\, \begin{gathered} 5 \\ \left.\operatorname{tif}^{B} B \neq 0\right) \end{gathered}\right.$ | 21 | $C \text { to } A_{0}-A_{7}$ |
|  |  |  |  |  |  |  |  | 10111011 |  | (If $B \neq 0$ ) |  | $B \text { to } A_{8} \sim A_{15}^{\prime}$ |
|  |  |  |  |  |  |  |  |  | 2 | 4 | 16 |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |

Notes: (1) If the result of $B \cdot 1$ is zero the $Z$ flag is set, otherwise it is reset .
Flag Notation: $\quad=$ flag not affected, $0=$ flag reset, $1=$ flag set, $X=$ flag is unknown, $\ddagger=$ flag is affected according to the result of the operation.

Table A-14. Summary of Z80 Flag Operations

| Instruction | C |  |  |  | S | N | H |  | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADD A, s; ADC A,s | $\ddagger$ | $t$ |  | V $\ddagger$ | $\ddagger$ | 0 | $\ddagger$ |  | 8 -bit add or add with carry |
| SUB s; SBC A, s, CP s, NEG | $\ddagger$ | $\uparrow$ |  | V \$ | $\pm$ | 1 | $\downarrow$ |  | 8 -bit subtract, subtract with carry, compare and negate accumulator |
| AND s | 0 | 1 |  | P $\ddagger$ | $\ddagger$ | 0 | 1 |  | Logical operations |
| OR s; XOR s | 0 | $\ddagger$ |  | P $\downarrow$ | $\pm$ | 0 | 0 |  | And set's different flags |
| INC s | - | $\downarrow$ |  | $\mathrm{V} \downarrow$ | $\downarrow$ | 0 | $\ddagger$ |  | 8 -bit increment |
| DEC m | $\bullet$ | $\ddagger$ |  | $\mathrm{V} \downarrow$ | $\ddagger$ | 1 | $\downarrow$ |  | 8-bit decrement |
| ADD DD, ss | $\uparrow$ | - |  | - - | - | 0 | X |  | 16 -bit add |
| ADC HL, ss | $\ddagger$ | $\downarrow$ |  | $\mathrm{V} \uparrow$ | $\uparrow$ | 0 | X |  | 16-bit add with carry |
| SBC HL, ss | $\ddagger$ | $\pm$ |  | V $\ddagger$ | $\ddagger$ | 1 | X |  | 16 -bit subtract with carry |
| RLA; RLCA, RRA, RRCA | $\ddagger$ | - |  | - - | - | 0 | 0 |  | Rotate accumulator |
| RL m; RLC m; RR m; RRC m SLA m; SRA m; SRL m | $\ddagger$ | $\downarrow$ | P | P $\downarrow$ | $\downarrow$ | 0 | 0 |  | Rotate and shift location m |
| RLD, RRD | - | $\downarrow$ | P | P $\ddagger$ | $\ddagger$ | 0 | 0 |  | Rotate digit left and right |
| DAA | $\downarrow$ | $\downarrow$ | P | P $\ddagger$ | $\ddagger$ | - | $\downarrow$ |  | Decimal adjust accumulator |
| CPL | $\bullet$ | - |  | - | - | 1 | 1 |  | Complement accumulator |
| SCF | 1 | - |  | - | - | 0 | 0 |  | Set carry |
| CCF | $\uparrow$ | - |  | - | - | 0 | X |  | Complement carry |
| IN r, (C) | - | $\pm$ |  | P | $t$ | 0 | 0 |  | Input register indirect |
| INI; IND; OUTI; OUTD | - | $\downarrow$ |  | X X | X | 1 | X |  | Block input and output |
| INIR; INDR; OTIR; OTDR | - | 1 |  | X X | X | 1 | X |  | $\mathrm{Z}=0$ if $\mathrm{B} \neq 0$ otherwise $\mathrm{Z}=1$ |
| LDI, LDD | - | X |  | $\ddagger \mathrm{X}$ | X | 0 | 0 |  | Block transfer instructions |
| LDIR, LDDR | - | X |  | 0 X | X | 0 | 0 |  | $\mathrm{P} / \mathrm{V}=1$ if $\mathrm{BC} \neq 0$, otherwise $\mathrm{P} / \mathrm{V}=0$ |
| CPI, CPIR, CPD, CPDR | - | $\downarrow$ |  |  |  | 1 | X |  | Block search instructions $Z=1$ if $A=(H L)$, otherwise $Z=0$ $P / V=1$ if $B C \neq 0$, otherwise $P / V=0$ |
| LD A, I; LD A, R | $\bullet$ |  |  |  |  | 0 | 0 |  | The content of the interrupt enable flip-flop (IFF) is copied into the $\mathrm{P} / \mathrm{V}$ flag |
| BIT b, s | - | $\downarrow$ |  | X X | X | 0 | 1 |  | The state of bit $b$ of location $s$ is copied into the Z flag |
| NEG | $\downarrow$ | $\downarrow$ |  | $v \downarrow$ |  | 1 | $\downarrow$ |  | Negate accumulator |

The following notation is used in this table:

| Symbol | Operation |
| :---: | :---: |
| C | Carry/link flag. C=1 if the operation produced a carry from the MSB of the operand or result. |
| Z | Zero flag. $\mathrm{Z}=1$ if the result of the operation is zero. |
| S | Sign flag. $\mathrm{S}=1$ if the MSB of the result is one. |
| P/V | Parity or overflow flag. Parity (P) and overflow (V) share the same flag. Logical operations affect this flag with the parity of the result while arithmetic operations affect this flag with the overflow of the result. If $\mathbf{P} / \mathrm{V}$ holds parity, $\mathbf{P} / \mathrm{V}=1$ if the result of the operation is even, $\mathrm{P} / \mathrm{V}=0$ if result is odd. If $\mathrm{P} / \mathrm{V}$ holds overflow, $\mathrm{P} / \mathrm{V}=1$ if the result of the operation produced an overflow. |
| H | Half-carry flag. $\mathrm{H}=1$ if the add or subtract operation produced a carry into or borrow from into bit 4 of the accumulator. |
| N | Add/Subtract flag. $\mathrm{N}=1$ if the previous operation was a subtract. |
|  | H and N flags are used in conjunction with the decimal adjust instruction (DAA) to properly correct the result into packed BCD format following addition or subtraction using operands with packed BCD format. |
| $\ddagger$ | The flag is affected according to the result of the operation. |
| - | The flag is unchanged by the operation. |
| 0 | The flag is reset by the operation. |
| 1 | The flag is set by the operation. |
| X | The flag is a "don't care." |
| V | P/V flag affected according to the overflow result of the operation |
| P | $\mathrm{P} / \mathrm{V}$ flag affected according to the parity result of the operation. |
| r | Any one of the CPU registers A, B, C, D, E, H, L. |
| s | Any 8-bit location for all the addressing modes allowed for the particular instruction. . |
| ss | Any 16-bit location for all the addressing modes allowed for that instruction. |
| ii | Any one of the two index registers IX or IY. |
| R | Refresh counter. |
| n | 8 -bit value in range $\langle 0,255\rangle$ |
| nn | 16 -bit value in range $<0,65535>$ |
| m | Any 8-bit location for all the addressing modes allowed for the particular instruction. |

Table A-15. Summary of Z80 Restart Instructions


Table A-16. Summary of the Z80 Assembler

## ASSEMBLER FIELD STRUCTURE

The assembly language instructions have the standard field structure (see Table 2-1). The required delimiters are:

1) A colon after a label, except for the pseudo-operations EQU, DEFL, and MACRO, which require a space.
2) A space after the operation code.
3) A comma between operands in the operand field. (Remember this one!)
4) A semicolon before a comment.
5) Parentheses around memory references.

## LABELS

The assembler allows six characters in labels; the first character must be a letter, while subsequent characters must be letters, numbers, ?, or the underbar character (-). We will use only capital letters or numbers, although some versions of the assembler allow lower-case letters and other symbols.

## RESERVED NAMES

Some names are reserved as keywords and should not be used by the programmer. These are the register names (A, B, C, D, E, H, L, I, R), the double register names (IX, IY, SP), the register names (AF, BC, DE, HL, AF', BC', DE', HL'), and the states of the four testable flags ( $C, N C, Z, N Z, M, P, P E, P O$ ).

## PSEUDO-OPERATIONS

The assembler has the following basic pseudo-operations:

| DEFB or DB | - | DEFINE BYTE |
| :--- | :--- | :--- |
| DEFL | - | DEFINE LABEL |
| DEFM | - | DEFINE STRING |
| DEFS or DS | - | DEFINE STORAGE |
| DEFW or DW | - | DEFINE WORD |
| END | - | END |
| EQU | - | EQUATE |
| ORG | - | ORIGIN |

## ADDRESSES

The Zilog $Z 80$ assembler allows entries in the address field in any of the following forms

1) Decimal (the default case) Example: 1247
2) Hexadecimal (must start with a digit and end with an H ) Examples 142CH. OE7H
3) Octal (must end with O or Q , but Q is far less confusing) Example 12470 or 12470
4) Binary (must end with B) Example: 1001001000111 B
5) ASCII (enclosed in single quotation marks) Example: 'HERE'
6) As an offset from the Program Counter (\$) Example: $\$+237 \mathrm{H}$

## Appendix B Programming Reference for the Z80 PIO Device



Figure B-1. PIO pin assignments


Figure B-2. Block diagram of the PIO


Figure B-3. Block diagram of PIO port I/O

| Register Selection |  |
| :---: | :---: | :--- |
| Select Lines  Register Selected <br> C/D B/A  <br> 0 0 A Data <br> 0 1 B Data <br> 1 0 A Control <br> 1 1 B Control |  |

Mode Control Word


1/O Register Control Word


Interrupt Control Word

*Note: The Port is not enabled until the interrupt enable is followed by an active MI
Mask Control Word


Interrupt Disable Word


Figure B-4. Programming summary for the PIO

| M1 | M0 | Mode |
| :---: | :---: | :--- |
| 0 | 0 | Output |
| 0 | 1 | Input |
| 1 | 0 | Bidirectional |
| 1 | 1 | Bit Control |


| PIO Mode | Meaning | Control Word |
| :--- | :--- | :--- |
|  |  | (Binary) (Hex) |
| 0 | Output | 00001111 |
| 1 | Input | 0 F |
| 2 | Bidirectional | 1001111 |
| 3 | Control | 11001111 |


| M1 | M0 | X | X | 1 | 1 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

When selecting Mode 3 , the next byte must set the I/O Register:

| $\mathrm{I} / \mathrm{O} 7$ | $\mathrm{I} / \mathrm{O} 6$ | $\mathrm{I} / \mathrm{O} 5$ | $\mathrm{I} / \mathrm{O} 4$ | $\mathrm{I} / \mathrm{O} 3$ | $\mathrm{I} / \mathrm{O} 2$ | $\mathrm{I} / \mathrm{O} 1$ | $\mathrm{I} / \mathrm{O} 0$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

$1 / O=1$ Sets bit to input
$\mathrm{I} / \mathrm{O}=0$ Sets bit to output

Figure B-5. Mode control for the PIO


FIgure B-6. Interrupt vector loading format for the PIO


Figure B-7. Mode selection format for the PIO


Figure B-8. Interrupt enable/disable format for the PIO


Figure B-9. Interrupt condition-setting format for the PIO
(mode 3 only)

Table B-1. PIO Select Logic

| Signal |  |  | Selected Location |  |
| :---: | :---: | :---: | :--- | :---: |
| $\overline{\mathbf{C E}}$ | B/ $\overline{\mathbf{A}}$ SEL | $\mathbf{C} / \overline{\mathbf{D}}$ SEL |  |  |
| 0 | 0 | 0 | Port A data buffer |  |
| 0 | 0 | 1 | Port A control buffer |  |
| 0 | 1 | 0 | Port B data buffer |  |
| 0 | 1 | 1 | Port B control buffer |  |
| 1 | X | X | Device not selected |  |
|  |  |  |  |  |
|  |  |  |  |  |

Table B-2. Addressing of PIO Control Registers

| Register | Addressing |
| :--- | :--- |
| Mode control | $\mathrm{D}_{3}=\mathrm{D}_{2}=\mathrm{D}_{1}=\mathrm{D}_{0}=1$ |
| Input/Output control | Next byte after mode control |
| sets mode 3 |  |
| Mask control register | $\mathrm{D}_{3}=0, \mathrm{D}_{2}=\mathrm{D}_{1}=\mathrm{D}_{0}=1$ |
| Interrupt mask register | Next byte after mask control |
| register accessed with $\mathrm{D}_{4}=1$ |  |
| Interrupt enable | $\mathrm{D}_{3}=\mathrm{D}_{2}=0, \mathrm{D}_{1}=\mathrm{D}_{0}=1$ |
| Interrupt vector | $\mathrm{D}_{0}=1$ |

## Appendix C ASCII Character Set

|  |  | $\begin{gathered} 0 \\ 000 \end{gathered}$ | $\begin{gathered} 1 \\ 001 \end{gathered}$ | $\begin{gathered} 2 \\ 010 \end{gathered}$ | $\begin{gathered} 3 \\ 011 \end{gathered}$ | $\begin{gathered} 4 \\ 100 \end{gathered}$ | $\begin{gathered} 5 \\ 101 \end{gathered}$ | $\underset{110}{6}$ | $\begin{gathered} 7 \\ 111 \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0000 | NUL | DLE | SP | 0 | @ | P | - | p |
| 1 | 0001 | SOH | DC1 | ! | 1 | A | Q | a | q |
| 2 | 0010 | STX | DC2 | " | 2 | B | R | b | r |
| 3 | 0011 | ETX | DC3 | \# | 3 | C | S | c | S |
| 4 | 0100 | EOT | DC4 | \$ | 4 | D | T | d | $t$ |
| 5 | 0101 | ENQ | NAK | \% | 5 | E | U | e | u |
| 6 | 0110 | ACK | SYN | \& | 6 | F | V | f | v |
| 7 | 0111 | BEL | ETB |  | 7 | G | W | g | w |
| 8 | 1000 | BS | CAN | ( | 8 | H | X | h | x |
| 9 | 1001 | HT | EM | ) | 9 | I | Y | 1 | y |
| A | 1010 | LF | SUB | * | : | J | Z | J | z |
| B | 1011 | VT | ESC | + | , | K | [ | k | \} |
| C | 1100 | FF | FS |  | $<$ | L | 1 | 1 | , |
| D | 1101 | CR | GS | - | $=$ | M | ] | m | \{ |
| E | 1110 | SO | RS | - | $>$ | N | A | n | $\sim$ |
| F | 1111 | SI | US | / | ? | O | - | o | DEL |

REPRINTED BY PERMISSION SYNERTEK. INC.

## Glossary

## A

Absolute address. An address that identifies a storage location or an I/O device without the use of a base, offset, or other factor. See also Effective address, Relative offset.

Absolute addressing. An addressing mode in which the instruction contains the actual address required for its execution, as opposed to modes in which the instruction contains a relative offset or identifies a base register.

Accumulator. A register that is the implied source of one operand and the destination of the result in most arithmetic and logical operations.

Active transition. The edge on a strobe line that sets an indicator. The alternatives are a negative edge ( 1 to 0 transition) or a positive edge ( 0 to 1 transition).

Address. The identification code that distinguishes one memory location or I/O port from another and that can be used to select a specific one.

Addressing mode. The method for specifying the addresses to be used in executing an instruction. Common addressing modes are direct, immediate, indexed, indirect, and relative.

Address register. A register that contains a memory address.
Address space. The total range of addresses to which a particular computer may refer.
ALU. See Arithmetic-logic unit.
Arithmetic-logic unit (ALU). A device that can perform a variety of arithmetic and logical functions; function inputs select which one the device performs during a particular cycle.

Arithmetic shift. A shift operation that keeps the sign (most significant) bit the same.
In a right shift, this results in copies of the sign bit moving right (called sign extension).

Arm. Usually refers specifically to interrupts. See Enable.
Array. A collection of related data items, usually stored in consecutive memory addresses.

ASCII (American Standard Code for Information Interchange). A 7-bit character code widely used in computers and communications.

Assembler. A computer program that converts assembly language programs into a form (machine language) that the computer can execute directly. The assembler translates mnemonic operation codes and names into their numerical equivalents and assigns locations in memory to data and instructions.

Assembly language. A computer language in which the programmer can use mnemonic operation codes, labels, and names to refer to their numerical equivalents.

Asynchronous. Operating without reference to an overall timing source, that is, at irregular intervals.

Autodecrementing. The automatic decrementing of an address register as part of the execution of an instruction that uses it.

Autoincrementing. The automatic incrementing of an address register as part of the execution of an instruction that uses it.

Automatic mode (of a peripheral chip). An operating mode in which the peripheral chip produces control signals automatically without specific program intervention.

## B

Base address. The address in memory at which an array or table starts. Also called starting address or base.

Baud. A measure of the rate at which serial data is transmitted; bits per second, including both data bits and bits used for synchronization, error checking, and other purposes. Common baud rates are 110, 300, 1200, 2400, 4800, 9600, and 19,200.

Baud rate generator. A device that generates the proper time intervals between bits for serial data transmission.
$B C D$ (Binary-Coded Decimal). A representation of decimal numbers in which each decimal digit is coded separately into a binary number.

Bidirectional. Capable of transporting signals in either direction.

Binary-coded decimal. See BCD.
Binary search. A search method that divides the set of items to be searched into two equal (or nearly equal) parts in each iteration. The part containing the item being sought is determined and then used as the set in the next iteration. Each iteration of a binary search thus halves the size of the set being searched. This method obviously assumes an ordered set of items.

BIOS (Basic Input/Output System). The part of CP/M that allows the operating system to use the I/O devices for a particular computer. The computer manufacturer or dealer typically supplies the BIOS; Digital Research, the originator of $\mathrm{CP} / \mathrm{M}$, provides only a sample BIOS with comments.

Bit test. An operation that determines whether a bit is 0 or 1 . Usually refers to a logical AND operation with an appropriate mask.

Block. An entire group or section, such as a set of registers or a section of memory.
Block comparison (or block compare). A search that extends through a block of memory until either the item being sought is found or the entire block is examined.

Block move. Moving an entire set of data from one area of memory to another.
Block search. See Block comparison.
Boolean variable. A variable that has only two possible values, which may be represented as true and false or as 1 and 0 . See also Flag.

Borrow. A bit that is set to 1 if a subtraction produces a negative result and to 0 if it produces a positive or zero result. The borrow is commonly used to subtract numbers that are too long to be handled in a single operation.

Bounce. Move back and forth between states before reaching a final state. Usually refers to mechanical switches that do not open or close cleanly, but rather move back and forth between positions for a while before settling down.

Branch instruction. See Jump instruction.
Breakpoint. A condition specified by the user under which program execution is to end temporarily, used as an aid in debugging programs. The specification of the conditions under which execution will end is referred to as setting breakpoints, and the deactivation of those conditions is referred to as clearing breakpoints.

BSC (Binary Synchronous Communications or Bisync). An older line protocol often used by IBM computers and terminals.

Bubble sort. A sorting technique that works through the elements of an array consecutively, exchanging an element with its successor if they are out of order.

Buffer. Temporary storage area generally used to hold data before they are transferred to their final destinations.

Buffer empty. A signal that is active when all data entered into a buffer or register have been transferred to their final destinations.

Buffer full. A signal that is active when a buffer or register is completely occupied with data that have not been transferred to their final destinations.

Buffer index. The index of the next available address in a buffer.
Buffer pointer. A storage location that contains the next available address in a buffer.
Bug. An error or flaw in a program.
Byte. A unit of eight bits. May be described as consisting of a high nibble or digit (the four most significant bits) and a low nibble or digit (the four least significant bits).

Byte-length. A length of eight bits per item.

## C

Call (a subroutine). Transfer control to a subroutine while retaining the information required to resume the current program. A call differs from a jump or branch in that a call remembers the previous position in the program, whereas a jump or branch does not.

Carry. A bit that is 1 if an addition overflows into the succeeding digit position.
Carry flag. A flag that is 1 if the last operation generated a carry from the most significant bit and 0 if it did not.

CASE statement. A statement in a high-level computer language that directs the computer to perform one of several subprograms, depending on the value of a variable. That is, the computer performs the first subprogram if the variable has the first value specified, and so on. The computed GO TO statement serves a similar function in FORTRAN.

Central processing unit (CPU). The control section of the computer; the part that controls its operations, fetches and executes instructions, and performs arithmetic and logical functions.

Checksum. A logical sum that is included in a block of data to guard against recording or transmission errors. Also referred to as longitudinal parity or longitudinal redundancy check (LRC).

Circular shift. See Rotate.

Cleaning the stack. Removing unwanted items from the stack, usually by adjusting the stack pointer.

Clear. Set to zero.
Clock. A regular timing signal that governs transitions in a system.
Close (a file). To make a file inactive. The final contents of the file are the last information the user stored in it. The user must generally close a file after working with it.

Coding. Writing instructions in a computer language.
Combo chip. See Multifunction device.
Command register. See Control register.
Comment. A section of a program that has no function other than documentation. Comments are neither translated nor executed, but are simply copied into the program listing.

Complement. Invert; see also One's complement, Two's complement.
Concatenation. Linking together, chaining, or uniting in a series. In string operations, concatenation refers to the placing of one string after another.

Condition code. See Flag.
Control (or command) register. A register whose contents determine the state of a transfer or the operating mode of a device.
$C P / M$ (Control Program/Microcomputer). A widely used diṣk operating system for Z80-based computers developed by Digital Research (Pacific Grove, CA).

CTC (Clock/Timer Circuit). A programmable timer chip in the Z80 family. A CTC contains four 8-bit timers, range controls (prescalers), and other circuits.

Cyclic redundancy check (CRC). An error-detecting code generated from a polynomial that can be added to a block of data or a storage area.

## D

Data accepted. A signal that is active when the most recent data have been transferred successfully.

Data direction register. A register that determines whether bidirectional I/O lines are being used as inputs or outputs.

Data-link control. Conventions governing the format and timing of data exchange between communicating systems. Also called a protocol.

## 470

Data-link controller. A chip that performs all or most of the functions required by a data-link control. The SIO is a data-link controller in the Z80 family.

Data ready. A signal that is active when new data are available to the receiver. Same as valid data.

DDCMP (Digital Data Communications Message Protocol). A protocol that supports any method of physical data transfer (synchronous or asynchronous, serial or parallel).

Debounce. Convert the output from a contact with bounce into a single clean transition between states. Debouncing is most commonly applied to outputs from mechanical keys or switches that bounce back and forth before settling into their final positions.

Debounce time. The amount of time required to debounce a change of state.
Debugger. A systems program that helps users locate and correct errors in their programs. Some versions are referred to as dynamic debugging tools, or DDTs after the famous insecticide. Popular CP/M debuggers are SID (Symbolic Instruction Debugger) and ZSID (Z80 Symbolic Instruction Debugger) from Digital Research.

Debugging. Locating and correcting errors in a program.
Device address. The address of a port associated with an I/O device.
Diagnostic. A program that checks the operation of a device and reports its findings.
Digit shift. A shift of one BCD digit position or four bit positions.
Direct addressing. An addressing mode in which the instruction contains the address required for its execution. Note that the standard Z80 assembler requires parentheses around an address that is to be used directly.

Disable (or disarm). Prevent an activity from proceeding or a signal (such as an interrupt) from being recognized.

Disarm. Usually refers specifically to interrupts. See Disable.
Double word. When dealing with microprocessors, a unit of 32 bits.
Driver. See I/ O driver.
Dump. A facility that displays the contents of an entire section of memory or group of registers on an output device.

Dynamic allocation (of memory). The allocation of memory for a subprogram from whatever is available when the subprogram is called. An alternative is static allocation of a fixed area of storage to each subprogram. Dynamic allocation often
reduces overall memory usage because subprograms can share areas; it does, however, generally require additional execution time and overhead spent in memory management.

## $E$

EBCDIC (Expanded Binary-Coded Decimal Interchange Code). An 8-bit character code often used in large computers.

Echo. Reflect transmitted information back to the transmitter; send back to a terminal the information received from it.

Editor. A program that manipulates text material and allows the user to make corrections, additions, deletions, and other changes. A popular CP/M editor is ED from Digital Research.

Effective address. The actual address used by an instruction to fetch or store data.
EIA RS-232. See RS-232.
Enable (or arm). Allow an activity to proceed or a signal (such as an interrupt) to be recognized.

Endless loop or jump-to-self instruction. An instruction that transfers control to itself, thus executing indefinitely (or until a hardware signal interrupts it).

Error-correcting code. A code that the receiver can use to correct errors in messages; the code itself does not contain any additional message.

Error-detecting code. A code that the receiver can use to detect errors in messages; the code itself does not contain any additional message.

Even parity. A 1-bit error-detecting code that makes the total number of 1 bits in a unit of data (including the parity bit) even.

EXCLUSIVE OR function. A logical function that is true if either, but not both, of its inputs is true. It is thus true if its inputs are not equal (that is, if one of them is a logic 1 and the other is a logic 0 ).

Extend (a number). Add digits to a number to conform to a format without changing its value. For example, one may extend an 8-bit unsigned result with zeros to fill a 16-bit word.

External reference. The use in a program of a name that is defined in another program.

## F

F register. See Flag register.

Field. A set of one or more positions within a larger unit, such as a byte, word, or record.

File. A collection of related information that is treated as a unit for purposes of storage or retrieval.

Fill. Placing values in storage areas not previously in use, initializing memory or storage.

Flag (or condition code or status bit). A single bit that indicates a condition within the computer, often used to choose between alternative instruction sequences.

Flag (software). An indicator that is either on or off and can be used to select between two alternative courses of action. Boolean variable and semaphore are other terms with the same meaning.

Flag register. A Z80 register that holds all the flags. Also called the (processor) status register.

Free-running mode. An operating mode for a timer in which it indicates the end of a time interval and then starts another of the same length. Also called a continuous mode.

Function key. A key that causes a system to execute a procedure or perform a function (such as clearing the screen of a video terminal).

## C

Global variable. A variable that is used in more than one section of a computer program rather than only locally.

## H

Handshake. An asynchronous transfer in which sender and receiver exchange signals to establish synchronization and to indicate the status of the data transfer. Typically, the sender indicates that new data are available and the receiver reads the data and indicates that it is ready for more.

Hardware stack. A stack that the computer manages automatically when executing instructions that use it.

Head (of a queue). The location of the item most recently entered into a queue.
Header, queue. See Queue header.
Hexadecimal (or hex). Number system with base 16. The digits are the decimal numbers 0 through 9 , followed by the letters A through F (representing 10 through 15 decimal).

Hex code. See Object code.
High-level language. A programming language that is aimed toward the solution of problems, rather than being designed for convenient conversion into computer instructions. A compiler or interpreter translates a program written in a high-level language into a form that the computer can execute. Common high-level languages include Ada, BASIC, C, COBOL, FORTRAN, and Pascal.

## 1

Immediate addressing. An addressing mode in which the data required by an instruction are part of the instruction. The data immediately follow the operation code in memory.

Index. A data item used to identify a particular element of an array or table.
Indexed addressing. An addressing mode in which the address is modified by the contents of an index register to determine the effective address (the actual address used).

Indexed indirect addressing. See Preindexing.
Index register. A register that can be used to modify memory addresses.
Indirect addressing. An addressing mode in which the effective address is the contents of the address included in the instruction, rather than the address itself.

Indirect indexed addressing. See Postindexing.
Indirect jump. A jump instruction that transfers control to the address stored in a register or memory location rather than to a fixed address.

Input/output control block (IOCB). A group of storage locations that contains the information required to control the operation of an I/O device. Typically included in the information are the addresses of routines that perform operations such as transferring a single unit of data or determining device status.

Input/output control system (IOCS). A set of computer routines that controls the performance of I/O operations.

Instruction. A group of bits that defines a computer operation and is part of the instruction set.

Instruction cycle. The process of fetching, decoding, and executing an instruction.
Instruction execution time. The time required to fetch, decode, and execute an instruction.

Instruction fetch. The process of addressing memory and reading an instruction into the CPU for decoding and execution.

Instruction length. The amount of memory needed to store a complete instruction.
Instruction set. The set of general-purpose instructions available on a given computer; the set of inputs to which the CPU will produce a known response when they are fetched, decoded, and executed.

Interpolation. Estimating values of a function at points between those at which the values are already known.

Interrupt. A signal that temporarily suspends the computer's normal sequence of operations and transfers control to a special routine.

Interrupt-driven. Dependent on interrupts for its operation; may idle until it receives an interrupt.

Interrupt flag. A bit in the input/output section that is set when an event occurs that requires servicing by the CPU. Typical events include an active transition on a control line and the exhaustion of a count by a timer.

Interrupt mask (or interrupt enable). A bit that determines whether interrupts will be recognized. A mask or disable bit must be cleared to allow interrupts, whereas an enable bit must be set.

Interrupt request. A signal that is active when a peripheral is requesting service, often used to cause a CPU interrupt. See also Interrupt flag.

Interrupt service routine. A program that performs the actions required to respond to an interrupt.

Interrupt vector. An address to which an interrupt directs the computer, usually the starting address of a service routine.

Inverted borrow. A bit that is set to 0 if a subtraction produces a negative result and to 1 if it produces a positive or 0 result. An inverted borrow can be used like a true borrow, except that the complement of its value (i.e., 1 minus its value) must be used in the extension to longer numbers.

IOCB. See Input/output control block.
$I O C S$. See Input/output control system.
I/ O device table. A table that establishes the correspondence between the logical devices to which programs refer and the physical devices that are actually used in data transfers. An I/O device table must be placed in memory in order to run a
program that refers to logical devices on a computer with a particular set of actual (physical) devices. The I/O device table may, for example, contain the starting addresses of the I/O drivers that handle the various devices.

I/O driver. A computer program that transfers data to or from an I/O device, also called a driver or I/O utility. The driver must perform initialization functions and handle status and control, as well as physically transfer the actual data.

Isolated input/output. An addressing method for I/O ports that uses a decoding system distinct from that used by the memory section. I/O ports thus do not occupy memory addresses.

## $J$

Jump instruction (or branch instruction). An instruction that places a new value in the program counter, thus departing from the normal one-step incrementing. Jump instructions may be conditional; that is, the new value may be placed in the program counter only if a condition holds.

Jump table. A table consisting of the starting addresses of executable routines, used to transfer control to one of them.

## L

Label. A name attached to an instruction or statement in a program that identifies the location in memory of the machine language code or assignment produced from that instruction or statement.

Latch. A device that retains its contents until new data are specifically entered into it.
Leading edge (of a binary pulse). The edge that marks the beginning of a pulse.
Least significant bit. The rightmost bit in a group of bits, that is, bit 0 of a byte or a 16-bit word.

Library program. A program that is part of a collection of programs and is written and documented according to a standard format.

LIFO (last-in, first-out) memory. A memory that is organized according to the order in which elements are entered and from which elements can be retrieved only in the order opposite of that in which they were entered. See also Stack.

Linearization. The mathematical approximation of a function by a straight line between two points at which its values are known.

Linked list. A list in which each item contains a pointer (or link) to the next item. Also called a chain or chained list.

## List. An ordered set of items.

Logical device. The input or output device to which a program refers. The actual or physical device is determined by looking up the logical device in an I/O device table -a table containing actual I/O addresses (or starting addresses for I/O drivers) corresponding to the logical device numbers.

Logical shift. A shift operation that moves zeros in at either end as the original data are shifted.

Logical sum. A binary sum with no carries between bit positions. See also Checksum, EXCLUSIVE OR function.

Longitudinal parity. See Checksum.
Longitudinal redundancy check (LRC). See Checksum.
Lookup table. An array of data organized so that the answer to a problem may be determined merely by selecting the correct entry (without any calculations).

Low-level language. A computer language in which each statement is translated directly into a single machine language instruction.

## M

Machine language. The programming language that the computer can execute directly with no translation other than numeric conversions.

Maintenance (of programs). Updating and correcting computer programs that are in use.

Majority logic. A combinational logic function that is true when more than half the inputs are true.

Mark. The 1 state on a serial data communications line.
Mask. A bit pattern that isolates one or more bits from a group of bits.
Maskable interrupt. An interrupt that the system can disable.
Memory capacity. The total number of different memory addresses (usually specified in bytes) that can be attached to a particular computer.

Memory-mapped $I / O$. An addressing method for I/O ports that uses the same decoding system used by the memory section. The I/O ports thus occupy memory addresses.

Microcomputer. A computer that has a microprocessor as its central processing unit.

Microprocessor. A complete central processing unit for a computer constructed from one or a few integrated circuits.

Mnemonic. A memory jogger, a name that suggests the actual meaning or purpose of the object to which it refers.

Modem (Modulator/demodulator). A device that adds or removes a carrier frequency, thereby allowing data to be transmitted on a high-frequency channel or received from such a channel.

Modular programming. A programming method whereby the overall program is divided into logically separate sections or modules.

Module. A part or section of a program.
Monitor. A program that allows the computer user to enter programs and data, run programs, examine the contents of the computer's memory and registers, and utilize the computer's peripherals. See also Operating system.

Most significant bit. The leftmost bit in a group of bits, that is, bit 7 of a byte or bit 15 of a 16-bit word.

Multifunction device. A device that performs more than one function in a computer system; the term commonly refers to devices containing memory, input/output ports, timers, and so forth.

Multitasking. Executing many tasks during a single period of time, usually by working on each one for a specified part of the period and suspending tasks that must wait for input, output, the completion of other tasks, or external events.

Murphy's Law. The famous maxim that "whatever can go wrong, will."

## $\mathbf{N}$

Negate. Find the two's complement (negative) of a number.
Negative edge (of a binary pulse). A 1-to-0 transition.
Negative flag. See Sign flag.
Negative logic. Circuitry in which a logic zero is the active or ON state.
Nesting. Constructing programs in a hierarchical manner with one level contained within another. The nesting level is the number of transfers of control required to reach a particular part of a program without ever returning to a higher level.

Nibble. A unit of four bits. A byte (eight bits) may be described as consisting of a high nibble (four most significant bits) and a low nibble (four least significant bits).

## 478 Z8O ASSEMBLY LANGUAGE SUBROUTINES

Nine's complement. The result of subtracting a decimal number from a number having nines in all digit positions.

Non-maskable interrupt. An interrupt that cannot be disabled within the CPU.
Non-volatile memory. A memory that retains its contents when power is removed.
Nop (or no operation). An instruction that does nothing except increment the program counter.

Normalization (of numbers). Adjusting a number into a regular or standard format. A typical example is the scaling of a binary fraction to make its most significant bit 1.

## 0

Object code (or object program). The program that is the output of a translator program, such as an assembler-usually a machine language program ready for execution.

Odd parity. A 1-bit error-detecting code that makes the total number of 1 bits in a unit of data (including the parity bit) odd.

One's complement. A bit-by-bit logical complement of a number, obtained by replacing each 0 bit with a 1 and each 1 bit with a 0 .

One-shot. A device that produces a pulse output of known duration in response to a pulse input. A timer operates in a one-shot mode when it indicates the end of a single interval of known duration.

Open (a file). Make a file ready for use. The user generally must open a file before working with it.

Operating system (OS). A computer program that controls the overall operations of a computer and performs such functions as assigning places in memory to programs and data, scheduling the execution of programs, processing interrupts, and controlling the overall input/output system. Also known as a monitor, executive, or master-control program, although the term monitor is usually reserved for a simple operating system with limited functions.

Operation code (op code). The part of an instruction that specifies the operation to beperformed.

OS. See Operating system.
Overflow (of a stack). Exceeding the amount of memory allocated to a stack.
Overflow, two's complement. See Two's complement overflow.

## P

Packed decimal. A binary-coded decimal format in which each byte contains two decimal digits.

Page. A subdivision of the memory. In byte-oriented computers, a page is generally a 256 -byte section of memory in which all addresses have the same eight most significant bits (or page number). For example, page C6 would consist of memory addresses C600 through C6FF.

Paged address. The identifier that characterizes a particular memory address on a known page. In byte-oriented computers, this is usually the eight least significant bits of a memory address.

Page number. The identifier that characterizes a particular page of memory. In byte-oriented computers, this is usually the eight most significant bits of a memory address.

Parallel interface. An interface between a CPU and input or output devices that handle data in parallel (more than one bit at a time). The PIO is a parallel interface in the Z80 family.

Parameter. An item that must be provided to a subroutine or program for it to be executed.

Parity. A 1-bit error-detecting code that makes the total number of 1 bits in a unit of data, including the parity bit, odd (odd parity) or even (even parity). Also called vertical parity or vertical redundancy check (VRC).

Passing parameters. Making the required parameters available to a subroutine.
Peripheral ready. A signal that is active when a peripheral can accept more data.
Physical device. An actual input or output device, as opposed to a logical device.
PIO (Parallel Input/Output Device). A parallel interface chip in the Z80 family. A PIO contains two 8 -bit I/O ports, four control lines, and other circuitry.

Pointer. A storage place that contains the address of a data item rather than the item itself. A pointer tells where the item is located.

Polling. Determining which I/O devices are ready by examining the status of one device at a time.

Polling interrupt system. An interrupt system in which a program determines the source of a particular interrupt by examining the status of potential sources one at a time.

Pop. Remove an operand from a stack.

Port. The basic addressable unit of the computer's input/output section.
Positive edge (of a binary pulse). A 0-to-1 transition.
Postdecrementing. Decrementing an address register after using it.
Postincrementing. Incrementing an address register after using it.
Postindexing. An addressing mode in which the effective address is determined by first obtaining the base address indirectly and then indexing from that base address. The "post" refers to the fact that the indexing is performed after the indirection.

Power fail interrupt. An interrupt that informs the CPU of an impending loss of power.
Predecrementing. Decrementing an address register before using it.
Preincrementing. Incrementing an address register before using it.
Preindexing. An addressing mode in which the effective address is determined by indexing from the base address and then using the indexed address indirectly. The "pre" refers to the fact that the indexing is performed before the indirection. Of course, the array starting at the given base address must consist of addresses that can be used indirectly.

Priority interrupt system. An interrupt system in which some interrupts have precedence over others; that is, they will be serviced first or can interrupt the others' service routines.

Program counter ( $P$ C register). A register that contains the address of the next instruction to be fetched from memory.

Programmable I/O device. An I/O device that can have its mode of operation determined by loading registers under program control.

Programmable peripheral chip (or programmable peripheral interface). A chip that can operate in a variety of modes; its current operating mode is determined by loading control registers under program control.

Programmable timer. A device that can handle a variety of timing tasks, including the generation of delays, under program control. The CTC is a programmable timer in the Z80 family.

Programmed input/output. Input or output performed under program control without using interrupts or other special hardware techniques.

Program relative addressing. A form of relative addressing in which the base address is the program counter. Use of this form of addressing makes it easy to move programs from one place in memory to another.

Protocol. See Data-link control.

Pseudo-operation (or pseudo-op or pseudo-instruction). An assembly language operation code that directs the assembler to perform some action but does not result in the generation of a machine language instruction.

Pull. Remove an operand from a stack; same as pop.
Push. Store an operand in a stack.

## Q

Queue. A set of tasks, storage addresses, or other items that are used in a first-in, first-out manner; that is, the first item entered into the queue is the first to be used or removed.

Queue header. A set of storage locations describing the current location and status of a queue.

## R

RAM. See Random-access memory.
Random-access (read/write) memory (RAM). A memory that can be both read and altered (written) in normal operation.

Read-only memory (ROM). A memory that can be read but not altered in normal operation.

Ready for data. A signal that is active when the receiver can accept more data.
Real-time. In synchronization with the actual occurrence of events.
Real-time clock. A device that interrupts a CPU at regular time intervals.
Real-time operating system. An operating system that can act as a supervisor for programs that have real-time requirements. May also be referred to as a real-time executive or real-time monitor.

Reentrant. A program or routine that can be executed concurrently while the same routine is being interrupted or otherwise held in abeyance.

Refresh. Rewriting data into a memory before its contents are lost. Dynamic RAM must be refreshed periodically (typically every few milliseconds) or it will lose its contents spontaneously.

Register. A storage location inside the CPU.
Register pair. In Z80 terminology, two 8-bit registers that can be referenced as a 16-bit unit.

## 482280 ASSEMBLY LANGUAGE SUBROUTINES

Relative addressing. An addressing mode in which the address specified in the instruction is the offset from a base address.

Relative offset. The difference between the actual address to be used in an instruction and the current value of the program counter.

Relocatable. Can be placed anywhere in memory without changes; that is, a program that can occupy any set of consecutive memory addresses.

Return (from a subroutine). Transfer control back to the program that originally called the subroutine and resume its execution.

ROM. See Read-only memory.
Rotate. A shift operation that treats the data as if they were arranged in a circle; that is, as if the most significant and least significant bits were connected either directly or through a Carry bit.

Row major order. Storing elements of a multidimensional array in memory by changing the indexes starting with the rightmost first. For example, if a typical element is $\mathrm{A}(\mathrm{I}, \mathrm{J}, \mathrm{K})$ and the elements begin with $\mathrm{A}(0,0,0)$, the order is $\mathrm{A}(0,0,0)$, $\mathrm{A}(0,0,1), \ldots, \mathrm{A}(0,1,0), \mathrm{A}(0,1,1), \ldots$. The opposite technique (changing the leftmost index first) is called column major order.
$R S-232$ (or $E I A R S-232$ ). A standard interface for the transmission of digital data, sponsored by the Electronic Industries Association of Washington, D.C. It has been partially superseded by RS-449.

## S

Scheduler. A program that determines when other programs should be started and terminated.

Scratchpad. An area of memory that is generally easy and quick to use for storing variable data or intermediate results.
$S D L C$. (Synchronous Data Link Control). The successor protocol to BSC for IBM computers and terminals.

Semaphore. See Flag.
Serial. One bit at a time.
Serial interface. An interface between a CPU and input or output devices that handle data serially. The SIO is a popular serial interface chip in the Z80 family. See also UART.

Setpoint. The value of a variable that a controller is expected to maintain.

Shift instruction. An instruction that moves all the bits of the data by a certain number of bit positions, just as in a shift register.

Signed number. A number in which one or more bits represent whether the number is positive or negative. A common format is for the most significant bit to represent the $\operatorname{sign}(0=$ positive, $1=$ negative $)$.

Sign extension. The process of copying the sign (most significant) bit to the right as in an arithmetic shift. Sign extensioh preserves the sign when two's complement numbers are being divided or normalized.

Sign flag. A flag that contains the most significant bit of the result of the previous operation. It is sometimes called a negative flag, since a value of 1 indicates a negative signed number.

Signfunction. A function that is 0 if its parameter is positive and 1 if its parameter is negative.

SIO (Serial Input/Output Device). A serial interface chip in the Z80 family. An SIO can be used as an asynchronous or synchronous serial interface (i.e., as a UART or USRT) or as a data-link controller.

Size (of an array dimension). The distance in memory between elements that are ordered consecutively in a particular dimension; the number of bytes between the starting address of an element and the starting address of the element with an index one larger in a particular dimension but the same in all other dimensions.

Software delay. A program that has no function other than to waste time.
Software interrupt. See Trap.
Software stack. A stack that is managed by means of specific instructions, as opposed to a hardware stack which the computer manages automatically.

Source code (or source program). A computer program written in assembly language or in a high-level language.

Space. The zero state on a serial data communications line.
Stack. A section of memory that can be accessed only in a last-in, first-out manner. That is, data can be added to or removed from the stack only through its top; new data are placed above the old data and the removal of a data item makes the item below it the new top.

Stack pointer. A register that contains the address of the top of a stack.
Standard (or 8,4,2,1) BCD. A BCD representation in which the bit positions have the same weight as in ordinary binary numbers.

Standard teletypewriter. A teletypewriter that operates asynchronously at a rate of ten characters per second.

Start bit. A 1-bit signal that indicates the start of data transmission by an asynchronous device.

Static allocation (of memory). Assignment of fixed storage areas for data and programs; an alternative is dynamic allocation, in which storage areas are assigned when they are needed.

Status register. A register whose contents indicate the current state or operating mode of a device.

Status signal. A signal that describes the current state of a transfer or the operating mode of a device.

Stop bit. A 1-bit signal that indicates the end of data transmission by an asynchronous device.

String. An array (set of data) consisting of characters.
String functions. Procedures that allow the programmer to operate on data consisting of characters rather than numbers. Typical functions are insertion, deletion, concatenation, search, and replacement.

Strobe. A signal that identifies or describes another set of signals and can be used to control a buffer, latch, or register.

Subroutine. A subprogram that can be executed (called) from more than one place in a main program.

Subroutine call. The process whereby a computer transfers control from its current program to a subroutine while retaining the information required to resume the current program.

Subroutine linkage. The mechanism whereby a computer retains the information required to resume its current program after it completes the execution of a subroutine.

Suspend (a task). Halt execution and preserve the status of a task until some future time.

Synchronization (or sync) character. A character that is used only to synchronize the transmitter and the receiver.

Synchronous. Operating according to an overall timing source or clock, that is, at regular intervals.

Systems software. Programs that perform administrative functions or aid in the development of other programs but do not actually perform any of the computer's workload.

## T

Tail (of a queue). The location of the oldest item in the queue, that is, the earliest entry.

Task. A self-contained program that can serve as part of an overall system under the control of a supervisor.

Task status. The set of parameters that specifies the current state of a task. A task can be suspended and resumed as long as its status is saved and restored.

Teletypewriter. A device containing a keyboard and a serial printer that is often used in communications and with computers. Also referred to as a Teletype (a registered trademark of Teletype Corporation of Skokie, Illinois) or TTY.

Ten's complement. The result of subtracting a decimal number from zero (ignoring the minus sign); the nine's complement plus one.

Terminator. A data item that has no function other than to signify the end of an array.
Threaded code. A program consisting of subroutines, each of which automatically transfers control to the next one upon its completion.

Timeout. A period during which no activity is allowed to proceed; an inactive period.
Top of the stack. The address containing the item most recently entered into the stack.

Trace. A debugging aid that provides information about a program while the program is being executed. The trace usually prints all or some of the intermediate results.

Trailing edge (of a binary pulse). The edge that marks the end of a pulse.
Translate instruction. An instruction that converts its operand into the corresponding entry in a table.

Transparent routine. A routine that operates without interfering with the operations of other routines.

Trap (or software interrupt). An instruction that forces a jump to a specific (CPUdependent) address, often used to produce breakpoints or to indicate hardware or software errors.

True borrow. See Borrow.

True comparison. A comparison that finds the two operands to be equal.
Two's complement. A binary number that, when added to the original number in a binary adder, produces a zero result. The two's complement of a number may be obtained by subtracting the number from zero or by adding 1 to the one's complement.

Two's complement overflow. A situation in which a signed arithmetic operation produces a result that cannot be represented correctly; that is, the magnitude overflows into the sign bit.

## U

UART (Universal Asynchronous Receiver/Transmitter). An LSI device that acts as an interface between systems that handle data in parallel and devices that handle data in asynchronous serial form.

Underflow (of a stack). Attempting to remove more data from a stack than has been entered into it.

Unsigned number. A number in which all the bits are used to represent magnitude.
USART (Universal Synchronous/Asynchronous Receiver/Transmitter). An LSI device (such as the SIO) that can serve as either a UART or a USRT.

USRT (Universal Synchronous Receiver/Transmitter). An LSI device that acts as an interface between systems that handle data in parallel and devices that handle data in synchronous serial form.
Utility. A general-purpose program, usually supplied by the computer manufacturer or part of an operating system, that executes a standard or common operation such as sorting, converting data from one format to another, or copying a file.

## v

Valid data. A signal that is active when new data are available to the receiver.
Vectored interrupt. An interrupt that produces an identification code (or vector) that the CPU can use to transfer control to the appropriate service routine. The process whereby control is transferred to the service routine is called vectoring.

Volatile memory. A memory that loses its contents when power is removed.

## W

Walking bit test. A procedure whereby a single 1 bit is moved through each bit position in an area of memory and a check is made as to whether it can be read back correctly.

Word. The basic grouping of bits that a computer can process at one time. When dealing with microprocessors, the term often refers to a 16 -bit unit of data.

Word boundary. A boundary between 16-bit storage units containing two bytes of information. If information is being stored in word-length units, only pairs of bytes conforming to (aligned with) word boundaries contain valid information. Misaligned pairs of bytes contain one byte from one word and one byte from another.

Word-length. A length of 16 bits per item.
Wraparound. Organization in a circular manner as if the ends were connected. A storage area exhibits wraparound if operations on it act as if the boundary locations were contiguous.

Write-only register. A register that the CPU can change but cannot read. If a program must determine the contents of such a register, it must save a copy of the data placed there.

## Z

Zero flag. A flag that is 1 if the last operation produced a result of zero and 0 if it did not.

Zoned decimal. A binary-coded decimal format in which each byte contains a single decimal digit.

## Index

## A

A register. See Accumulator
Abbreviations, recognition of, 289, 297, 298
Absolute branches, 3-4
Absolute value, 82-83, 84-85, 186, 222-23
Accumulator (register A), 5, 6, 7, 8, 9
clearing, 15
decimal operations, 73, 74, 124
decision sequences, 31
functions, $5,6,7$
instructions, 7
special features, 2,8
testing, 92
Accumulator rotates, 3, 20, 23
ADC, 42, 73-74
decimal version, 73
result, 42
rotate (ADC A, A), 91
ADC, 42, 73-74
logical shifts (A, HL, xy), 23, 35, 89
Addition
BCD, 72, 73, 248-50
binary, 16, 41-42, 72-74, 228-30
decimal, 72, 73, 248-50
8-bit, 16, 72, 73
multiple-precision, 41-42, 228-30, 248-50
16-bit, 72-73, 74
Addition instructions
with Carry, 42, 73-74
without Carry, 16, 72-73
Address addition, 3, 4, 33, 34
Address arrays, 35, 39
Address format in memory (upside-down), 5, 11
Addressing modes, 10,13
arithmetic and logical instructions, 2
autoindexing, 129-34
default (immediate), 17, 149
direct, 10-11, 13, 94, 95, 96, 97
immediate, 11, 95
indexed, 3, 12, 14, 103, 127-29
indirect, $2,3,11-12,13,94-95,96-97,126-27$
jump and call instructions, 148
postindexed, 136-37
preindexed, 134-36
register, 2
register indirect, 2
Add/subtract (N) flag, ix, 74
Adjust instructions, 124
AF register pair, 12
Aligning bit fields, 272
Alternate (primed) registers, 4, 96, 97

AND, 85-86
clearing bits, 18, 19, 85
masking, 268, 271
testing bits, 18,19
Apostrophe indicating ASCII character, x
Arithmetic
BCD, 72-78, 248-66
binary, 16-18, 72-80, 217-47
decimal, 72-78, 248-66
8-bit, 16-18, 72-80
multiple-precision, 41-42, 228-66
16-bit, 73-80, 217-27
Arithmetic expressions, evaluation of, 132
Arithmetic instructions, 72-84
addressing modes, 2
8 -bit, 445,446
multiple operands, 16
16-bit, 143, 447
Arithmetic shift, 80, 89, 273-75
Arrays, 33-38, 128-37, 319-55
addresses, 39, 129-30, 131, 352-55
initialization, 195-97
manipulation, 33-38
ASCII, 150, 463
assembler notations, x
control characters, 357
conversions, 172-94
table, 463
ASCII to EBCDIC conversion, 189-91
Assembler
defaults, x, 149, 155, 455
error recognition, 155-56
format, $\mathrm{x}, 455$
pseudo-operations, x, 455
summary, 455
Autoindexing, 129-34
Autopostdecrementing, 133-34
Autopostincrementing, 130-31
Autopredecrementing, 131-32
Autopreincrementing, 129-30
Auxiliary carry $\left(\mathrm{A}_{\mathrm{C}}\right)$ flag, ix. See also Half-carry

## 8

B (indicating binary number), x
B register, special features of, 5, 6, 9, 30, 32, 54
Backspace, destructive, 362-63
Base address of an array or table, 33-35, 38-39
BC register pair, $5,9,12,36$
BCD (decimal) arithmetic, 72-78, 248-66
BCD representation, 150
BCD to binary conversion, 170-71

## 490 <br> $Z 80$ ASSEMBLY LANGUAGE SUBROUTINES

BDOS calls (in CP/M), 359-63, 366-67, 379-84 table, 357
Bidirectional mode of PIO, 62
Bidirectional ports, 61-62, 63-64, 158
Binary search, 331-35
Binary to BCD conversion, 167-69
BIT, 18, 19, 93-94, 341
Bit field extraction, 267-69
Bit field insertion, 270-72
Bit manipulation, 18-20, 85-87, 88, 93-94, 101, 102, 267-72
instructions, 449
Block compare, 35-38, 288-91, 444
flags, 37
registers, 36, 37
Block input/ output instructions, 54-55, 452
initialization, 385, 387
limitations, 54
registers, 54
Block move, 35-38, 99, 198-200
Block search, 444. See also Block compare
Boolean algebra, 18-20
Borrow, 27, 76
Branch instructions, 24-31, 102-18, 450
absolute branches, 3-4
conditional branches, 104-18
decision sequences, 31
relative branches, 3-4, 32
signed branches, 112-13
unconditional branches, 102-04
unsigned branches, 113-18
Buffered interrupts, 413-24
Byte shift, 181

## c

C register, special use of, 6, 9, 54
Calendar, 425-32
Call instructions, 118-20, 451
Carry (C) flag. 453
adding to accumulator, 72
arithmetic applications, 41-42
borrow, 142
branches, 27-28
clearing, 101
comparison instructions, 27-28, 142, 144
decimal arithmetic, 72, 74
decrement instructions (no effect), 4 extending across accumulator, 84 increment instructions (no effect), 4 instructions affecting, 3, 453
inverted borrow, 76, 142
logical instructions, 3
multiple-precision arithmetic, 41-42
position in F register, ix, 434
SBC, 42

Carry (C) flag (continued)
shifts, 3,20
subtracting from accumulator, 76
subtraction, 42, 76
Case statements, 39
Character manipulation, 39-40. See also String manipulation
Checksum, 87. See also Parity
Circular shift (rotation), 20-22, 91-92, 282-87
Cleaning the stack, 49-51
Clear instructions, 100-01
Clearing accumulator, 100
Clearing an array, 196-97, 258, 262
Clearing bits, $18,19,85,101$
Clearing flags, 86
Clearing memory, 258, 262
Clearing peripheral status, 61-62, 157, 158, 159, 389, 399
Clock interrupt, 425-32
Code conversion, 40-41, 167-94
Colon (delimiter after label), x
Command register. See Control register
Commands, execution of, 134
Comment, x
Common programming errors, 139-59 interrupt service routines, 158-59 I/O drivers, 156-58
Communications between main program and interrupt service routines, 159, 394-95, 413-14
Communications reference, 369
Compacting a string, 311
Comparison instructions, 81-82
bit-by-bit (logical EXCLUSIVE OR), 81
Carry flag, 27, 144
decimal, 266
multiple-precision, 245-47
operation, 26
16-bit, 81-82, 225-27
string, 288-91
Zero flag, 26
Complementing (inverting) bits, 18, 19, 20, 88
Complementing the accumulator, 87-88
Complement (logical NOT) instructions, 87-89
Concatenation of strings, 292-96
Condition code. See Flags; Status register
Conditional call instructions, 120
Conditional jump instructions, 104-18 execution time (variable), 450
Conditional return instructions, 120
Control characters (ASCII), 357
deletion, 362-63
printing, 360
Control register, 59-64, 157-58
Control signal, 57-58

Copying a substring, 302-07
Conventions, 5
CP, 26-29, 142, 144
CPD, 36
CPDR, 36
CPI, 36, 40, 350
CPIR, 36, 37, 40, 153
CP/M operating system, 356-67, 379-84
BDOS functions, 357
buffer format, 367, 382
string terminator, 359,363
CRC (cyclic redundancy check), 368-72
CTC (clock/timer circuit), 388, 427-28

## D

DAA, 151
Data direction (I/O control) register, 60
Data structures, 44-46, 148-49, 414
Data transfer instructions, 94-102, 142
DB pseudo-operation, $x$
DE register pair, special features of, $2,5,6,9$
Debugging, 139-59
interrupt service routines, 158-59
I/O drivers, 156-58
DEC, 4, 32
differences between 8 - and 16 -bit versions, 4 flags, 4
Decimal (BCD) arithmetic, 151, 248-66
addition, 248-50
binary conversions, 167-71
comparison, 266
decrement by $1,78,124$
division, 260-65
8-bit, 72-78
increment by 1, 77, 124
multibyte, 248-66
multiplication, 254-59
subtraction, 231-33
validity check, 124
Decimal default in assembler, 149, 150
Decision sequences, 31
Decrement instructions, 77-78
decimal, 78, 124
setting Carry, 78
Defaults in assembler, $\mathrm{x}, 149,155,455$
DEFB pseudo-operation, $\mathrm{x}, 48$
DEFS pseudo-operation, $x$
DEFW pseudo-operation, $x, 48$
Delay program, 391-93
Deletion of a substring, 308-12
Device numbers, 56-57, 373-84
Digit (4-bit) shift, 90, 152-53, 256, 257, 264
Digit swap, 90

Direct addressing, $10-11$, 13
arithmetic and logical instructions, lack of, 2
parentheses around addresses, x, 149, 155
Direction of stack growth, 46
Disassembly of numerical operation codes, 439-41
Division, 80
by $2,80,333$
by 4,80
by 10,168
by 100,168
decimal, 260-65
multiple-precision binary, 239-44
remainder, sign of, 221
simple cases, 43, 80
16-bit, 220-24
DJNZ, 30, 32
Documentation of programs, 60
Double operands in arithmetic instructions, 16
Doubling an index, 35, 39
Drivers (I/O routines), 57, 373-74
Dynamic allocation of memory, 49, 66, 125-26

## E

EBCDIC to ASCII conversion, 192-94
EI, 65, 124
position in return sequence, 121
8080 additions, 4, 22, 29, 74, 124
incompatibility (Parity flag), 29
Enabling and disabling interrupts, 124-25
accepting an interrupt, 64
DI, 124
EI, 65, 124
interrupt status, saving and restoring, 124-25
interrupt status, testing, 105, 107, 124-25
unserviced output interrupt, 405
when required, 158-59
END pseudo-operation, $x$
Endless loop (wait) instruction, 123
EQU pseudo-operation, $x$
Equal values, comparison of, 26-27, 142
Error-correcting codes. See CRC
Error-detecting codes. See Parity
Error handling, 162-63
Errors in programs, 139-59
Even parity (parity/overflow) flag, 29
EX, 64, 96, 97, 99, 121, 444
EX DE,HL, 10
EX (SP), 12, 67, 119, 121
Exchange instructions, 99-100
Exchanging elements, 34
Exchanging pointers, 100
EXCLUSIVE OR function, 18, 19
EXCLUSIVE OR instructions, 87

Execution time, reducing, 67-68
Execution times for instructions, 442-52
Extend instructions, 84
EXX, 64

## F

F (flag) register, ix, 86-87, 95, 97, 434
FIFO buffer (queue), 45-46, 414
Fill memory, 99, 195-97
Flag register, ix, 86-87, 95, 97, 434
Flags, 434, 453
instructions, effects of, 3,453
loading, 95
organization in flag register, ix, 434
storing, 97
summary, 453
use, 31
Format errors, 149-51
Format for storing 16-bit addresses, 5, 11

## H

H (half-carry) flag, 434
H (indicating hexadecimal number), $\mathrm{x}, 150$
Handshake, 61-62
Head of a queue, 45, 414
Hexadecimal ASCII to binary conversion, 175-77
Hexadecimal to ASCII conversion, 172-74
Hexadecimal numbers, zero in front, 149
HL register pair, special features, 2, 8-9 use, 3, 5

## I

IFF1 (interrupt flip-flop 1), 435
IFF2 (interrupt flip-flop 2), 105, 107, 123, 124-25, 435
Immediate addressing, 11, 17
assembler notation, 17, 148
default, 17, 148
use of, 11
Implicit effects of instructions, 152-53
INC, 3, 4
differences between 8 - and 16 -bit versions, 4 flags, 3, 4
Increment instructions, 76-77
decimal, 77, 124
setting Carry, 76
IND, 54
Indexed addressing, 33-35, 38-39, 127-29
data structures, 5, 377-78, 384
generalized form, 3
limitations, 3
loading, 12
parameter retrieval, 47-48
storing, 14
Indexed call, 119-20, 352-55
leaving register pairs unchanged, 353-54

Indexed jump, 39, 103, 119
Indexing of arrays, 33-35, 201-16
byte arrays, 42-43, 201-04
multidimensional arrays, 209-16
two-dimensional byte array, 42-43, 201-04
two-dimensional word array, 205-08
word arrays, 205-08
Index registers, 3
backup to HL, 9
features, 9
instructions, 6
secondary status, 4
uses, 5
Indirect addressing, 3, 11-12, 13, 126-27
indexed addressing with zero offset, 12
jump instructions, 102-03
multilevel versions, 127
subroutine calls, 119-20
Indirect call, 119-20, 352-55
Indirect jump, 102-03
INDR, 54
INI, 54, 55
INIR, 54, 55
Initialization
arrays, 195-97
CTC, 388
indirect addresses, 15
interrupt service routines, 64-66
interrupt vectors, $398,408,418$
I/ O devices, 63-64, 385-90
PIO, 63-64, 390, 410-11
RAM, 15-16, 195-97
SIO, 388-89, 400-02, 421-22
Initialization errors, 154
Input/Output (I/O)
block I/O instructions, 54-55
control block (IOCB), 373-84
device-independent, 56-57
device table, 56-57, 373-84
differences between input and output, 157, 395
errors, 156-58
indirect addressing, 51-52, 58
initialization, 63-64, 385-90
instructions, 51-55, 452
interrupt-driven, 64-66, 394-424
logical devices, 56-57
output, generalized, 365-67
peripheral chips, 58
physical devices, 56-57
read-only ports, 53, 158
status and control, 57-58
terminal handler, 356-64
write-only ports, 53-54, 57-58, 62, 65-66, 157
Inserting a character, 181
Insertion into a string, 313-18
Instruction execution times, 442-52

Instruction set, 433-55
alphabetical list, 436-39
asymmetry, 5
numerical list, 439-41
Interrupt enable flip-flops (IFF1 and
IFF2), 4, 105, 107, 123, 124-25, 435
Interrupt latency, 65
Interrupt response, 64, 435
Interrupts. See also Enabling and disabling interrupts
buffered, 413-24
elapsed time, 425-32
handshake, 394-424
initialization, $158,398,408,418,427-28$
instructions, 446
latency, 65
modes, 64, 158, 398, 435
order in stack, 65
PIO, 60, 404-12, 459, 460, 461
programming guidelines, $64-66,158-59$
real-time clock, 425-32
reenabling, $64,123,159,410$
response, 64,435
service routines, 394-432
structure, 435
Interrupt service routines, 394-432
CTC, 425-32
errors, 158-59
examples, 394-432
main program, communicating with, 159, 394-95, 413-14
PlO, 404-12
programming guidelines, 64-66, 158-59
real-time clock, 425-32
SIO, 394-403, 413-24
terminating instructions, 66
Interrupt status, 5, 105, 107, 124-25
Interrupt vector register, 95, 97, 398, 435
Inverted borrow in subtraction, $75,76,142$
Inverting bits, $18-20,88$
Inverting decision logic, 140, 142
I/O control block (IOCB), 373-84
example, 381
format, 374
I/O device table, 56-57, 373-84
I/O instructions, 452

## $J$

JP, 24-31
addressing terminology, 148
block move or block compare, 37
overflow branches, 28-30, 112-13
JR, 25-29, 68
comparison with absolute branches, 3-4
flag limitations, 3-4
Jump and link, 103-04

Jump instructions, 450
Jump table, 39, 103, 119, 149, 352-55
$L$
LD, 10-12, 13, 14-16
8080 instruction set, additions, 38
order of operands, 10,141
LDD, 36, 37
LDDR, 36, 37, 181, 200, 318
LDI, 36, 37
LDIR, 36, 37, 99, 196, 200, 295, 306, 311, 318
Limit checking, 27-30
Linked list, 45-46, 373, 374, 377-79
List processing, 45-46, 377-79
Load instructions, 10-16, 94-96
8 -bit, 442
flags, 3, 142
order of operands, 10,141
16-bit, 443
Logical I/O devices, 56-57, 373-84
Logical instructions, $85-94,445$
addressing modes, 2
Carry, clearing of, 3, 143
limitations, 2
Logical shift, 20, 22, 23, 89-90, 276-81
Logical sum, 87. See also Parity
Long instructions, 4
Lookup tables, 38-39, 41, 68, 69, 125, 189-94
Loops, 30, 32-33 reorganizing to save time, 67
Lower-case ASCII letters, 187-88

## M

Masking bits, 18, 268, 271
Maximum, 325-27
Median (of 3 elements), 342-44
Memory fill, 99, 195-97
Memory-mapped I/O, 51-53
Memory test, 347-51
Memory usage, reduction of, 68-69
Millisecond delay program, 391-93
Minimum, 328-30
Missing addressing modes, 126-37
Missing instructions, 3, 71-126
Move instructions, 97-99
Move left (bottom-up), 198, 199-200
Move multiple, 99
Move right (top-down), 198, 199-200
Multibit shifts, 23, 273-87
Multibyte entries in arrays or tables, 34-35, 38-39, 125, 205-16
Multidimensional arrays, 209-16
Multilevel indirect addressing, 127
Multiple names for registers, 2
Multiple-precision arithmetic, 41-42, 228-66
Multiple-precision shifts, 273-87

Multiple-precision shifts (continued)
arithmetic right, 273-75
digit (4-bit) left, 264
logical left, 276-78
logical right, 279-81
rotate left, 285-87
rotate right, 282-84
Multiplexing displays, 62
Multiplication, 42-43, 78-79
by a small integer, 42-43
by $10,171,185$
by 2,35
decimal, 254-59
multiple-precision, 234-38, 254-59
16-bit, 217-19
Multiway branches (jump table), 39, 103, 119, 352-55

## N

N (add/subtract) flag, 74, 434
Negative, calculation of, 82-83, 222-23
Negațive logic, 89, 157
Nested loops, 32-33
New line string, 356, 361-62
Nibble (4 bits), 171, 173
Nine's complement, 83
Non-maskable interrupt, 65, 66, 123
NOP, filling with, 195
Normalization, 90-91
Normalizing array bounds, 215-16
NOT instructions, 87-89, 268
Numerical comparisons, 26-31

## 0

One-dimensional arrays, 33-38
One's complement, 87-89
Operation (op) codes
alphabetical order, 436-39
numerical order, 439-41
OR, 18, 86-87, 268, 272
Ordering elements, 34
ORG pseudo-operation, $x$
OTDR, 54
OTIR, 54, 387
OUTD, 54
OUTI, 54, 55, 153
Output interrupts, unserviced, 395, 405
Output line routine, 365-67
Overflow (P/V) flag, 3, 28
branches (PE, PO), 28, 29, 112
Overflow of a stack, 46, 108, 109
Overflow, two's complement, 28-30, 112-13
Overlapping memory areas, 198-200

## P

P/V (parity/overflow) flag, 434. See also Parity/ overflow flag
Parameters, passing, 46-51, 161

Parentheses around addresses (indicating "contents of"), $x, 149,155$
Parity/ overflow flag, 3, 35-36, 434
block moves and compares, 35-36, 37
interrupt enable flag, 4, 124-25
overflow indicator, $28,112,225,227$
reversed polarity in block move and compare, 37
Passing parameters, 46-51, 161
memory, 47-48
registers, 46-47
stack, 49-51
subroutine convention, 161
PC register. See Program counter
Physical I/O device, 56-57
PIO (parallel input/output device), 58-64, 457-62
addressing, 59-60
control lines, 61-62
initialization, 63-64, 390, 410-11
interrupt-driven $1 / \mathrm{O}, 404-12$
operating modes, 61-62
reference, 457-62
registers, 59-60
Pointer
exchanging, 99-100, 243, 265
loading, 96
Polling, 57-58
POP, 12
Pop instructions, 122-23
Position of a substring, 297-301
Postdecrement, 133-34
Postincrement, 12, 130-31
Postindexing, 136-37
Predecrement, 12, 131-32
Preincrement, 129-30
Preindexing, 134-36
Primed (alternate) registers, 4, 96, 97
Processor status (flag) register, 4.34
Program counter
CALL, 118-20
RET, 120-21
Programmable I/O devices, 58
adyantages, 58
CTC, 388, 427-28
initialization, 385-90
operating modes, 58
PIO, 58-64, 404-12, 457-62
SIO, 388-89, 394-403, 413-24
Programming model of microprocessor, 433
Pseudo-operations, x, 455
PUSH, 14, 141
Push instructions, 122

## Q

Queue, 45-46, 414
Quicksort, 336-46
Quotation marks around ASCII string, x

## R

RAM, 481
filling, 99, 195-97
initialization, 15-16, 154
saving data, 13-14
testing, 347-51
Read-only memory, 48
Read-only ports, 53, 158
Ready flag (for use with interrupts), 394-95
Real-time clock, 425-32
Recursive program (quicksort), 336-46
Reenabling interrupts, 65, 124-25
Reentrancy, 47
Refresh (R) register, 95, 97
Register pairs, ix, 2, 433
instructions, 6, 8
loading, 11
Registers, 5-15
functions, 5
instructions, 6-8
length, ix
names, 2
order in stack, 65
passing parameters, 46-47
primed, 4, 96, 97
programming model, 433
saving and restoring, 65, 121
secondary, 4
special features, 8-9
transfers, 10
Register transfers, 10
Relative branches, 3-4, 32
RES, 18, 19, 53-54
Reset
CTC, 388
PIO, 61, 63
SIO, 389
Restart instructions, 64, 65, 451, 454
RETI, 66
RETN, 66
Return address, changing of, 120-21
Return instructions, 120-21
Return from interrupt instructions, 121
Return with skip instructions, 120-21
RL, 20, 53
RLC, 20
RLD, 264
ROM (read-only memory), 48
Rotation (circular shift), 20-22, 24, 91-92, 282-87
Row major order (for storing arrays), 205, 209
RR, 20, 80
RRC, 20
RRD, 152-53, 257
RST, 64, 65, 451, 454

## $\$$

Saving and restoring interrupt status, 5, 105, 107, 124-25
Saving and restoring registers, 12, 14, 64-66, 121
SBC A, A (extend Carry across A), 84
Searching, 35-38, 331-35
Secondary instructions, 4, 38
Secondary registers, 4
Semicolon indicating comment, x
Serial input/output, 394-403, 413-24
SET, 18-20, 53
Set instructions, 102
Set Origin (ORG) pseudo-opcration, $x$
Setting bits to $1,18-20,102$
Setting directions initialization, 158
PIO (control mode), 60, 63-64, 459
Setting flags, 86-87
Shift instructions, 20-24, 89-92, 448
byte, 181
diagrams, 21-23
digit, 152-53
multibit, 23, 273-87
multibyte, 273-87
32-bit left shift, 223
24-bit left shift, 180
Sign byte, 184-85
Sign extension, 20, 23-24, 273-75
Sign flag, 28-30, 142-43
Sign function, 84
Signed division, 220-24
Signed branches, 28-30, 112-13
Signed numbers, 28-30
Signs, comparison of, 29, 222
SIO (Serial Input/Output Device), 388-89, 394-403, 413-24
16-bit address format, 5
16-bit operations, 217-27
absolute value, 83
addition, 72-73, 74
average, 333
comparison, 81-82, 225-27
counter, 32-33, 35
division, 220-24
flags, effect on, 3
indexing, 128
instructions, 443, 447
multiplication, 217-19
pop, 12
push, 14
registers, ix
shifts, 89-92
subtraction, 27, 74-76
test for zero, 93

6800 microprocessor, differences from, 5
6809 microprocessor, differences from, 5
Skip instructions, 118, 120-21
SLA, 20
Slow instructions, 4, 38
Software delay, 391-93
Software stack, 46
Sorting, 336-46
references, 338
SP register. See Stack pointer
Special cases, 162-63
Special features of processor, 2-5
SRA, 20, 23, 80
SRL, 20, 80
Stack, 12, 14, 49-51
cleaning, 49, 50
data transfers, 12, 14
diagrams, 50, 51
downward growth, 5, 12
overflow, 46
passing parameters, 49-51
pointer, $6,7,12,49-51$
POP, 12
PUSH, 14
saving registers, 65
software, 46
underflow, 46
Stack pointer
automatic change when used, 12
comparison, 82
contents, 5,12
decrementing, 12
definition, 12
dynamic allocation of memory, 49, 66, 125-26
features, 9
incrementing, 14
moving to HL, 49
transfers, 98
Stack transfers, 12, 14, 46
Status bit. See Flags; Flag register
Status signals, 57-58
Status values in I/O, 375
Store instructions, effect on flags (none), 3
String operations, 39-40, 288-318
abbreviations, recognition of, 289, 297, 298
compacting, 311
comparison, 288-91
concatenation, 292-96
copying a substring, 302-07
deletion, 308-12
insertion, 313-18
matching a substring, 300
position of substring, 297-301
search, 39-40

Strobe, 61-62
SUB, single operand in, 16
Subroutine call, 49, 118-20
saving memory, 68-69
variable addresses, 118-20
Subroutine linkage, 49, 103-04, 161
Subscript, size of, 206, 209, 210
Subtraction, 74-76
BCD, 74-76, 231-33
binary, 74-76, 231-33
Carry flag, 27, 76
decimal, 74-76, 231-33
8-bit, 74-76
inverted borrow, 75, 76, 142
multiple-precision, 231-33
reverse, 75
16-bit, 27, 74-76
Subtraction instructions, 74-76
in reverse, 75
with borrow, 76
without borrow, 74-75
Summation, 33
binary, 33
8-bit, 33, 319-21
16-bit, 322-24
Systems programs, conflict with, 140

## $T$

Table, 38-39, 41, 68, 69, 125, 189-94
Table lookup, 38-39, 41, 125
Tail of a queue, 414
Ten's complement, 82-83
Terminal I/O, 356-67
Testing, 92-94
array, 241, 262
bits, 18, 19, 25-26, 85
bytes, 92-93
multiple-precision number, 241, 262
16-bit number, 93
32-bit left shift, 223
Threaded code, 44
Threshold checking, 27-31
Timeout, 391-93
Timing for instructions, 442-52
Top of stack, 12
Transfer instructions, effect on flags, 3
Translate instructions, 125
Trivial cases, 162
True comparison, 35, 38
24-bit left shift, 180
Two-byte entries, 34-35, 38-39, 125
Two-dimensional arrays, 42-43, 201-08
Two's complement, 82-83
Two's complement overflow, 28-30, 112-13

## U

Unconditional jump instructions, 102-04
Underflow of stack, 46
Upside-down addresses, 5, 11

## v

Validity check for BCD number, 124

## W

Wait instructions, 123
Walking bit test, 347-49
Wraparound of buffer, 414
Write-only ports, 53-54, 57-58, 62, 65-66, 157

## 2

Zero flag, 142
block compares, 37
block I/O, 54
branches, 142
comparisons, 26
inversion in masking, 19, 25
load instructions, 3
masking, 19, 93
position in flag register, ix, 434
transfer instructions, 3
uses, 25-27, 31
Zero in front of hexadecimal numbers, 149

## Z80" <br> Assembly Language Subroutines <br> by Lance A. Leventhal and Winthrop Saville

Save valuable programming time with this collection of more than 40 useful subroutines. Each routine has been documented, tested, and debugged, and is ready to use immediately.

Z80* Assembly Language Subroutines provides you with

- General Z80 programming methods (including a quick summary for experienced programmers).
- Routines for array manipulation, arithmetic, bit manipulation, code convèrsion, string processing, input/output, and interrupts.
- A discussion of common Z80 assembly language programming errors, as well as the strengths and weaknesses of the Z80 inștruction set.
-Directions for implementing additional instructions and addressing modes.

With these subroutines, you can
-Run a specific routine.

- Speed up a program written in a high-level language such as BASIC, Pascal, or Fortran.
-Assist in programming an I/O driver, a diagnostic, a utility, or a systems program.
-Debug, maintain, or revise an existing program.


[^0]:    ' ' or " "ASCII (characters surrounded by single or double quotation marks)
    \$ Current value of location (program) counter

[^1]:    ; REORDER ARRAY BY COMPARING OTHER ELEMENTS WITH
    ; CENTRAL ELEMENT. START BY COMPARING THAT ELEMENT WITH
    ; LAST ELEMENT. EACH TIME WE FIND AN ELEMENT THAT
    ; BELONGS IN THE FIRST PART (THAT IS, IT IS LESS THAN
    ; THE CENTRAL ELEMENT), SWAP IT INTO THE FIRST PART IF IT

